skip to: page content | links on this page | site navigation | footer (site information)

Intermediate Logic Design

ECE UNM | XUP-UNM website | ECE338 website

Home Grading Policy Homework Assignments Lectures

subglobal1 link | subglobal1 link | subglobal1 link | subglobal1 link | subglobal1 link | subglobal1 link | subglobal1 link

subglobal2 link | subglobal2 link | subglobal2 link | subglobal2 link | subglobal2 link | subglobal2 link | subglobal2 link

subglobal3 link | subglobal3 link | subglobal3 link | subglobal3 link | subglobal3 link | subglobal3 link | subglobal3 link

subglobal4 link | subglobal4 link | subglobal4 link | subglobal4 link | subglobal4 link | subglobal4 link | subglobal4 link

subglobal5 link | subglobal5 link | subglobal5 link | subglobal5 link | subglobal5 link | subglobal5 link | subglobal5 link

subglobal6 link | subglobal6 link | subglobal6 link | subglobal6 link | subglobal6 link | subglobal6 link | subglobal6 link

subglobal7 link | subglobal7 link | subglobal7 link | subglobal7 link | subglobal7 link | subglobal7 link | subglobal7 link

subglobal8 link | subglobal8 link | subglobal8 link | subglobal8 link | subglobal8 link | subglobal8 link | subglobal8 link

Lectures

Home Grading Policy Homework Assignments Lectures

Text errata (NEW version) - Mano's book

Text errata (old version) - Mano's book

Lecture 1a: General programming comments

Lecture 1b: Introductory VHDL

Lecture 2a: vhdl-ieee

Lecture 2b: Clocks and Attributes

Lecture 2c: Structural

Lecture 2d: Processes

Lecture 3a: Combinational Circuits

Lecture 3b: Sequential Circuits

Lecture 3c: VHDL for synthesis

Basic FPGA Architecture - Xilinx

Notes from eReserves

Review questions from Chapter 13

About Us | Site Map | Privacy Policy | Contact Us |