

# A Novel Technique for Improving Hardware Trojan Detection and Reducing Trojan Activation Time

Hassan Salmani, *Student Member, IEEE*, Mohammad Tehranipoor, *Senior Member, IEEE*, and Jim Plusquellic, *Member, IEEE*

**Abstract**—Fabless semiconductor industry and government agencies have raised serious concerns about tampering with inserting hardware Trojans in an integrated circuit supply chain in recent years. Most of the recently proposed Trojan detection methods are based on Trojan activation to observe either a faulty output or measurable abnormality on side-channel signals. Time to activate a hardware Trojan circuit is a major concern from the authentication standpoint. This paper analyzes time to generate a transition in functional Trojans. Transition is modeled by geometric distribution and the number of clock cycles required to generate a transition is estimated. Furthermore, a dummy scan flip-flop insertion procedure is proposed aiming at decreasing transition generation time. The procedure increases transition probabilities of nets beyond a specific threshold. The relation between circuit topology, authentication time, and the threshold is carefully studied. The simulation results on s38417 benchmark circuit demonstrate that, with a negligible area overhead, our proposed method can significantly increase Trojan activity and reduce Trojan activation time.

**Index Terms**—Dummy flip-flop insertion, hardware trojan, security, trojan activation time, trojan detection.

## I. INTRODUCTION

OUTSOURCING design and fabrication process has become a trend in integrated circuit (IC) market due to economical profit, with limiting the control of customer over IC supply chain. Motivated adversary takes advantage of such restriction to tamper IC supply chain by maliciously implanting extra logic as hardware Trojan circuitry into an IC [1]. Consequently serious concerns rise about security and trustworthiness of electronic systems. An attacker can change a design netlist or subvert the fabrication process by manipulating design mask, without affecting the main functionality of the design [2].

Hardware Trojan detection is an extremely challenging problem and traditional structural and functional tests cannot effectively address it. Trojan circuits have stealthy nature and are triggered in rare conditions. Trojans are designed such that they are silent most of their life time and may have very

small size relative to their host design, with featuring limited contribution into design characteristics. These suggest that they most likely connect to nets with low controllability and/or observability [3]–[5]. It is expected that Trojan inputs are supplied by nets with low transition probabilities to lessen its impact on circuit side-channel signals such as power and delay. Automatic test pattern generation (ATPG) methods used in manufacturing test for detecting defects do so by operating on the netlist of the Trojan-free circuit. Therefore, existing ATPG algorithms cannot target Trojans directly [3].

Trojan detection makes efficient pattern generation necessary to disclose Trojan impact on design characteristics beyond process and environmental variations. Trojan detection methods using transient power analysis [6]–[10] require patterns that increase Trojan activity whereas keep circuit activity low to magnify Trojan contribution into the circuit power consumption. Methods that are based on delay analysis [11] and [12] require patterns that generate transition on nets that supply Trojan inputs to reveal wiring and input gate resistance and capacitance impact of Trojan on the circuit delay characteristic. From authentication standpoint, it is critical to: 1) analyze time to generate a transition at Trojan input and in Trojan circuit and 2) reduce authentication time.

In this paper, we develop a methodology to increase the probability of generating a transition in functional Trojan circuits and to analyze the transition generation time. Transition probability is modeled using geometric distribution (GD) [13] and is used to estimate number of clock cycles required to generate a transition on a net. An efficient dummy flip-flop insertion procedure is proposed to remove rare triggering condition of Trojans. The procedure identifies nets with transition probability less than a specific transition probability and inserts dummy flip-flops such that the transition probabilities of all nets in the design are greater than a specific transition probability. It should be noted that dummy flip-flops are inserted in a way that will not change the functionality and timing of design. The effectiveness of dummy flip-flop insertion is examined by evaluating different transition probability thresholds for various Trojan circuits. The relation between authentication time, the number of required transitions in Trojan circuit, and tester clock is studied. These parameters would help determine the transition probability threshold of a design. The transition probability threshold, in turn, provides an estimation of area overhead induced by inserted dummy flip-flops. Our simulation results show significant improvement in Trojan detection and reduction in Trojan activation time.

This paper is organized as follows. Section II describes prior work on Trojan detection. Analyzing Trojan activation time is

Manuscript received November 17, 2009; revised April 22, 2010; accepted October 17, 2010. Date of publication January 06, 2011; date of current version December 14, 2011. The work of H. Salmani and M. Tehranipoor was supported in part by the National Science Foundation under Grant CNS-0716535 and Grant CNS-0844995. The work of J. Plusquellic was supported in part by the National Science Foundation under Grant CNS-0716559.

H. Salmani and M. Tehranipoor are with the Department of Electrical and Computer Engineering, University of Connecticut, Storrs, CT 06269 USA (e-mail: salmani\_h@engr.uconn.edu, tehrani@engr.uconn.edu).

J. Plusquellic is with the Department of Electrical and Computer Engineering, University of New Mexico, Albuquerque, NM 87131 USA (e-mail: jim@ece.unm.edu).

Digital Object Identifier 10.1109/TVLSI.2010.2093547

presented is Section III. The proposed dummy flip-flop insertion procedure is presented in Section IV. Transition probability threshold analysis and simulation results are presented in Sections V and VI. Finally the concluding remarks are presented in Section VII.

## II. PRIOR WORK

In [4], the authors present a sustained vector technique. A vector is applied to circuit and for several clock cycles (up to 25) primary inputs are kept unchanged. In this way all transitions in the circuit would be attributed to state bits and it is expected that activities converge to a specific portion of the circuit after some clock cycles. By applying the next vector another portion of the circuit will be targeted.

Authors in [8] present a method to generate a power fingerprint of genuine ICs considering various types of noise in the circuit. Random patterns are applied to IC-Under-Authentication (IUA) to generate a measurable difference between the power profiles of the genuine IC and IUA. The proposed method in [9] is based on analyzing local  $I_{DDT}$  current measured from power ports on the target chip. A calibration process is performed for each IUA before actual measurement to alleviate process variations impact. Trojan-inserted designs are distinguished using outlier analysis. In [14], a multiple supply transient current integration method is presented to detect hardware Trojans in IUA. The current is measured locally from various power pads or controlled collapse chip connections (C4s) on the die. Random patterns are applied to increase the switching in the circuit in a test-per-clock fashion [15].

Gate-level characteristics can be used to detect hardware Trojans [16], [17]. Delay and power characteristics of each gate of a design subjected to process variations can be individually extracted. Linear programming is used to solve a system of equations created using non-destructive measurements of power and delays. Any extra power consumption or excessive delay caused by Trojan may manifest in measurement error or new characteristics for circuit's gates.

A comprehensive taxonomy of Trojans in integrated circuits is presented in [3]. Trojans are classified based on physical, activation, and action characteristics. The physical characteristic studies *type*, *size*, *distribution*, and *structure* of a Trojan. In terms of *type*, Trojan can be *functional* or *parametric*. *Functional* Trojans are realized through adding or deleting of transistors or gates, while *parametric* ones are realized through modification of physical geometry of design to sabotage reliability. The number of gates or transistors which are added or deleted defines Trojan *size*. *Distribution* refers to the locations of Trojan components in physical layout. They can be tight (i.e., placed close to each other) or loose (i.e., dispersed across the layout). Trojan insertion can affect chip dimension, delay characteristic and power profile of a circuit. Trojan *activation* characteristics refer to criteria that cause Trojan to activate and carry out its disruptive function. The type of disruptive behavior introduced by Trojan determines Trojan *action* characteristics. For more details on Trojan taxonomy, reader is referred to [3]. In this work, we focus on functional Trojans; targeting parametric Trojans will be part of our future work.

## III. TROJAN ACTIVATION TIME ANALYSIS

Since there is no information about Trojan circuit in terms of size, type, or location, from authentication standpoint, it is crucial to analyze Trojan activation time (partially or fully). In this paper, *full activation* of Trojan refers to patterns that activate Trojan so that it impacts the circuit output and causes malfunction. However, *partial activation* refers to generating one or more transitions inside Trojan circuit so that it improves the effectiveness of transient power-based methods [8], [9], [14]. In general, a functional Trojan consists of two parts: Trigger and Payload [18]. The Trigger circuit is mostly inactive by nature with no Payload effect. Under certain rare conditions or events, the Trojan is activated (triggered) and then Payload injects an error to the circuit. Generating transition in Trojan circuit depends on its implementation. Switching at the first level gates of Trojan circuit depends on its preceding cells. The next levels of Trojan circuit are similar to the first level; therefore, in the following, we focus on generating switching in one Trojan gate at the first level of a Trojan circuit to carry out our detailed analysis. However, the simulation results in Section VI will be presented for the entire Trojan circuit.

In general, the transitions in a circuit are induced by transitions in scan cells and primary inputs [20]. We define a Trojan cone as logic circuit connecting to the inputs of a Trojan gate [21]. Note that, in this section, we present one Trojan gate for our analysis; however, a Trojan may contain more than one gate. The procedure developed in this work is independent of location and size of hardware Trojan in integrated circuits. Trojan cone can determine the required time to generate transition in a Trojan gate. The number of gates, gate types and the structure of Trojan cone can define time to generate transition in the Trojan gate as well. Fig. 1 shows 2 example Trojan cones. Trojans are named as Trojan 1 and Trojan 2. Trojan 1 contains 3 gates in 2 levels while Trojan 2 contains 7 gates in 3 levels.  $T_{g1}$  in Trojan 1 is connected to the cone shown in Fig. 1(a) and  $T_{g3}$  is connected to the cone in Fig. 1(b). Other gates in the 2 Trojans are assumed to be connected to other parts of the circuit.

In Fig. 1(a), Trojan 1's cone consists of 17 gates in 11 levels. Trojan cone contains all gates in original circuit impacting a Trojan gate and the Trojan gate itself (here  $T_{g1}$ ). Simulation results show that after applying 1000 random test vectors in test-per-clock fashion, there are 67 transitions at  $T_{g1}$  output.

In Fig. 1(b), Trojan 2's cone consists of 7 gates in 2 levels. The simulation results show that there are 421 transitions at  $T_{g3}$  output after applying the same number of test vectors, i.e., 1000. Since random vectors are applied to the above circuits, the results can be slightly different from one random vector set to another. As seen from the simulation results of Trojan 1 and Trojan 2, the number of transitions in the two Trojan gates varies significantly. This is mainly due to the difference in Trojan cones' structures, number of levels, number of inputs (scan flip-flops and primary inputs), and Trojan gates' types. Probability can represent characteristics of a circuit since it considers gates functionality and interconnections among them. The probability of switching at a node in the circuit provides a good estimation of the time to generate switching on the node. Trojan cone determines switching probability at the Trojan gate output, e.g.,  $T_{g1}$ . Suppose the probabilities of having "1" and "0" at Trojan output are  $P1$  and  $P0$ , respectively, the




Fig. 1. Two Trojan cone examples: (a) Trojan 1 and (b) Trojan 2.




Fig. 2. Transition probability for a target cone.

probability of switching from “0” to “1” or “1” to “0” at the output of a Trojan gate will be  $Pt_{T_{gi}} = P1 \times P0$ , where  $T_{gi}$  is the  $i$ th gate at the first level of a Trojan. For example, with assumption of applying random patterns through inputs, with probability of 1/2, the probability of generating a transition at the output of Trojan gate  $T_{g3}$  ( $Pt_{T_{g3}}$ ) is 0.25 as shown in Fig. 2. The circuit shown in this figure is the same as one depicted in Fig. 1(b).

To obtain transition probability, a transition (i.e., success) can be modeled using GD [13]. The GD is a discrete distribution for  $n = 0, 1, 2, \dots$  with the probability function  $p(n) = P \times (1 - P)^n$ . The probability function states that after  $n$  clock cycles, finally in the  $(n + 1)$ th clock cycle, there will be a transition, i.e.,  $(n + 1)$ th trial is the first success. The average number of experiments is  $(P^{-1} - 1)$  which indicates the number of required clock cycles, on average, to generate a transition.

For the Trojan gate shown in Fig. 2, the calculation based on GD shows that on average three clock cycles are required to generate a transition at the Trojan gate ( $T_{g3}$ ) output. This is demonstrated by our simulation results since, on average, in each 2.37 clock cycles a transition was generated after applying 1000 test vectors. Note that the 1000 random test vectors are generated with the probability of 1/2 for “0” and “1”.

Fig. 3 presents two new Trojan cones and compares the average clock cycles per transition using GD (i.e., probability analysis) and simulation. Fig. 3(a) shows that the simulation result of applying 1000 random patterns is very close to that of GD. Trojan cone in Fig. 3(b) consists only of AND gates such that the probability of generating “1” at Trojan gate  $T_{gj}$  output is much less than that of “0” therefore, there is a small transition probability for  $T_{gj}$ . Any transition to “1” will most likely follow





Fig. 3. Comparing mathematical and simulation results.

immediately by a transition to “0” since Trojan cone mostly provides “0” at the output of  $T_{gj}$  gate. The simulation results by applying 1000 test vectors show that in each 250 clock cycles there is one transition at Trojan output and probability analysis shows that every 255.6 clock cycles, one transition can be generated at the output of  $T_{gj}$  gate.

Beside the interconnection among gates (i.e., circuit topology), transition probabilities of nets depend on the number of inputs and flip-flops of Trojan cone. Primary inputs and flip-flops can determine a net’s depth which is the minimum distance of the net from either a primary input or a flip-flop. Such dependency is examined on two ISCAS’89 benchmarks (s298 and s344). Table I shows the benchmarks’ characteristics.

TABLE I  
s298 AND s344 BENCHMARKS CHARACTERISTICS

Benchmark	# of inputs	# of flip-flops	the total number of inputs and flip-flops	the number of gates
s298	3	14	17	68
s344	9	15	24	71




Fig. 4. Transition probability frequency in s298 and s344 benchmarks.

The benchmarks have roughly the same number of gates; however, their number of inputs and flip-flops are different. Primary inputs and flip-flops provide immediate access to internal parts of a circuit, and thus increase transition probabilities of nets. Fig. 4 compares the transition probabilities frequency of the benchmarks.

Fig. 4 shows that s344 benchmark, having more number of inputs and flip-flops, has more number of nets with high transition probability. Further, simulation results of applying random vectors in 1000 clock cycles report 56560 transitions in s344 while 44600 in s298. Therefore, enhancing accessibility to internal parts of circuit by inserting dummy flip-flops can be an effective way to increase transition probability of nets.

It is seen from both analyses (GD and simulation) that as  $P_0$  or  $P_1$  of a net becomes too large or too small, the transition probability reduces significantly. Therefore, to increase transition probability of a net, it would be preferred to ensure that  $P_0$  and  $P_1$  values are close. The maximum transition probability of a net can be  $P_t = 0.25$  and it happens when  $P_0 = P_1 = 1/2$ . Given a cone structure and various gate types used in the cone, making the transition probability values ( $P_t$ ) closer to each other would seem impractical but by improving controllability by inserting dummy flip-flops, we would be able to increase transition probability for both  $0 \rightarrow 1$  and  $1 \rightarrow 0$  transitions.

#### IV. DUMMY SCAN FLIP-FLOP INSERTION

When the probabilities for “1” and “0” of nets on a path in a cone becomes unidirectional, i.e.,  $P_1 \gg P_0$  or  $P_0 \gg P_1$  similar to the example shown in Fig. 3(b), transition probability of the nets ( $P_t = P_i0 \times P_i1$ ) rapidly decreases. To ensure transition probabilities are greater than a specific threshold ( $P_{th}$ ), dummy flip-flops can be inserted so as to bring probabilities of “1” and “0” nets closer to each other. Note that in this paper both terms “dummy flip-flop” and “dummy scan flip-flop” refer to the increased controllability (transition probability) in a circuit.




Fig. 5. The dummy flip-flop structures when (a)  $P_i0 \ll P_i1$  and (b)  $P_i0 \gg P_i1$ .

Fig. 5 shows the structure of dummy scan flip-flop (dSFF) in addition to an extra gate (AND or OR). If probability of “0” on target net  $Net_i$ ,  $P_i0$ , is less than its probability of “1”,  $P_i1$ , an AND gate is placed after scan flip-flop and net  $Net_i$  restitched through the AND gate to increase  $P_i0$ , as depicted in Fig. 5(a). However, if  $P_i1$  is less than  $P_i0$ , an OR gate is being used to increase  $P_i1$ , as in Fig. 5(b). In this work,  $dSFF-AND$  and  $dSFF-OR$  represent dummy scan flip-flops with AND and OR gates, respectively. Accompanying a net having low transition probability with a dSFF would increase the net’s and following nets’ transition probabilities. When Test Enable (TE pin) is active, the output of scan flip-flop is supplied by Scan Input (SI pin). The inserted dummy scan flip-flop has no impact on the functionality of the circuit. In normal functional mode, the output of scan flip-flop is supplied by either “0” or “1” depending on the gate type at the output of scan flip-flop to avoid changing the functionality of  $Net_i$ .

The probabilities of “1” and “0” at the output of scan flip-flop are  $1/2$ . Thus, by supplying internal nets with nets having equal “1” and “0” probabilities, the “1” and “0” probabilities on target nets can become closer and their respective transition probabilities can be increased. Assume that  $P_i0$  of  $Net_i$  is much greater than its  $P_i1$ , where

$$P_i0 = \frac{K}{N} \quad \text{and} \quad P_i1 = 1 - \frac{K}{N}$$

where  $K$  and  $N$  are cardinal values. The denominators of probabilities would be the number of clock cycles in an experiment and their numerators are the number of desired value.  $P_i0$  approaches to 1 (i.e.,  $K \approx N$ ) when it is assumed  $P_i0 \gg P_i1$ . By inserting proposed dummy flip-flop as in Fig. 5(b), new probabilities are

$$P'_i0 = \frac{1}{2} \times P_i0 = \frac{K}{2N} \quad \text{and} \quad P'_i1 = 1 - \frac{K}{2N}.$$

As a result,  $P'_i0$  will be smaller than  $P_i0$  and  $P'_i1$  will be greater than  $P_i1$ . Thus, after dummy flip-flop insertion, the transition probability of the target net and its following nets would be greater as

$$\frac{K}{2N} \times \left(1 - \frac{K}{2N}\right) > \frac{K}{N} \times \left(1 - \frac{K}{N}\right)$$


$$2N - K > 4(N - K)$$

which is true because  $K \approx N$  and  $N > K$ .

Using same analysis, it can be proven that by inserting AND gate when  $P_i0$  of a net is much lower than its  $P_i1$ , the transition

TABLE II  
PROBABILITY OF TWO NETS IN S38417 BENCHMARK BEFORE AND AFTER DSFF INSERTION

	Before dSFF insertion			After dSFF insertion		
	$P_0$	$P_1$	$P_{Net10} \times P_{Net21}$	$P_0$	$P_1$	$P_{Net10} \times P_{Net21}$
Net 1	0.999995317077	4.6e-06	4.079e-06	0.989	0.011	0.094
Net 2	0.999959170737	4.08e-06		0.905	0.095	



Transition probability at Trojan output = 8415/262177  
Average clock cycles per transition by GD = 30  
Average clock cycles per transition by simulation = 33.4  
✕ Represent scan flip-flop or primary input

Fig. 6. Increasing transition probability by inserting dSFF-OR.

probability of the net can be increased. In this case, mathematical analysis shows that inserting a dSFF-OR on upper input net of  $T_{gi}$  gate in Fig. 3, as depicted in Fig. 6, reduces the number of clock cycles per transition from 255.6 to 30 on average at the output of  $T_{gj}$  gate. Furthermore, simulation results also closely confirm 33.4 clock cycles per transition.

TE pin is active during test mode and Trojan circuit can be designed to become active when TE pin is inactive, which in turn makes dummy flip-flop technique ineffective. However, authentication mode is different from test mode although it takes advantage of design's test capabilities. In test mode, defects are targeted and different type of tests, such as transition delay test, are used to detect them. Contradictory, in authentication mode, Trojan circuit is targeted and the detection objective is to reduce its partial/full activation time. For the purpose of authentication, it is not necessary to keep TE pin always active. We can switch between authentication and functional modes in each two successive clock cycles. During authentication mode, patterns are shifted into scan flip-flops and including dummy scan flip-flops while during functional mode the responses go into scan flip-flops. Therefore, Trojan circuit would be immediately exposed in one of two successive clock cycles. The results of implementing various modes are shown in Section VI.

#### A. Removing Rare Triggering Conditions

An able adversary would ensure that Trojans are activated only under very rare conditions. It could be a rare circuit state, certain temperature or noise, etc. This is necessary to avoid Trojan detection accidentally using structural or functional patterns. As an example, for functional Trojans [3], a Trojan can have  $q \gg 1$  trigger inputs which can be nets with 1) very low transition probabilities and 2) rare combinations. When the transition probability of  $Net_i$  is very low, either  $P_i0$  is much

greater than  $P_i1$  or vice versa, as discussed in Section III. With  $q$  number of trigger inputs, the probability of generating a specific trigger vector is

$$P_{\text{trigger-vector}} = \prod_{i=1}^q P_i \quad (1)$$

where

$$P_i = \begin{cases} P_i0 & \text{for trigger input } Net_i \text{ to be 0} \\ P_i1 & \text{for trigger input } Net_i \text{ to be 1.} \end{cases}$$

It is expected that  $P_{\text{trigger-vector}}$  to be very low if  $P_i0$  or  $P_i1$  is low. By inserting dummy scan flip-flop, the transition probability of nets would increase since  $P_i0$  and  $P_i1$  values become closer. As a result,  $P_{\text{trigger-vector}}$  also increases and the trigger vector will not be a rare event anymore. By increasing the transition probability of nets with low transition rate, we will eliminate hard-to-activate sites in a design. This would result in increasing the probability of switching in Trojan circuit. If fully activated, Trojan's output can impact design functionality and it will be detected. In case of increasing switching in the Trojan, called *partial activation* in this paper, the Trojan can be detected much easier using transient power or charge-based analysis methods [8], [9], [14]. This method eliminates the need to focus on rare conditions as proposed in [18], [19].

For example, Table II shows probability of two nets in s38417 benchmark before and after dummy scan flip-flop insertion. Assuming that Trojan needs trigger vector {01} on Net1 and Net2, as seen in the table, the probability of the trigger vector would be  $P_{\text{trigger-vector}} = P_{Net10} \times P_{Net21} = 4.079e - 06$  in the original circuit without dummy flip-flop. However, the probability increases to 0.094 after dummy flip-flop insertion.

#### B. Dummy Scan Flip-Flop Insertion Procedure

Fig. 7 shows the proposed dSFF insertion procedure. Nets with transition probabilities greater than determined transition probability threshold ( $P_{th}$ ) and close to nets with transition probabilities lower than  $P_{th}$  are good candidates for dSFF insertion since each of them can impact several low transition nets at their fanout cone at once.

After setting  $P_{th}$  and an original design as *CurrentDesign* (Lines 1 and 2), the procedure will calculate transition probability of all nets in the design (Line 3). Nets are then divided into two groups: 1) nets with transition probability higher than  $P_{th}$ , and 2) nets with transition probability lower than  $P_{th}$ . Nets in the first group obtained in Line 4 are then sorted and permanently stored in *SortedHighTransitionNets* (Line 6).

In the following, in Lines 7 and 8, nets with transition probability less than  $P_{th}$  are identified and stored as *LowTransitionNets* and their number as *NumberofLowTransitionNetsBefore*. The procedure, in Line 9, removes the net with the lowest/highest transition probability, depending upon *Order*, from *SortedHighTransitionNets*. The removed net is restitched through

```

01: Set  $P_{th}$  (The desired threshold).
02:  $CurrentDesign = \mathbf{SetDesign}$  (the original circuit).
03:  $NetsProbability = \mathbf{NetsTransitionProbability}$  ( $CurrentDesign$ ).
04:  $HighTransitionNets = \mathbf{Nets}$  (1,  $P_{th}$ ,  $NetsProbability$ ).
05: Set Order "Increasing".
06:  $SortedHighTransitionNets = \mathbf{Sort}$  ( $HighTransition$ ,  $Order$ ).
07:  $LowTransitionNets = \mathbf{Nets}$  ( $P_{th}$ , 0,  $NetsProbability$ ).
08:  $NumberOfLowTransitionNetsBefore = \mathbf{Frequency}$  ( $LowTransitionNets$ ).
09:  $TargetNet = \mathbf{Pop}$  ( $SortedHighTransitionNets$ ).
10:  $dSFF = \mathbf{SelectDSFF}$  ( $TargetNet$ ).
11: InsertDSFF ( $dSFF$ ,  $CurrentDesign$ ,  $TargetNet$ ).
12:  $UpdatedDesign = \mathbf{SetDesign}$  ( $CurrentDesign$ ).
13:  $NetsProbability = \mathbf{NetsTransitionProbability}$  ( $UpdatedDesign$ ).
14:  $LowTransitionNets = \mathbf{Nets}$  ( $P_{th}$ , 0,  $NetsProbability$ ).
15:  $NumberOfLowTransitionNetsAfter = \mathbf{Frequency}$  ( $LowTransitionNets$ ).
16: If ( $NumberOfLowTransitionNetsAfter < NumberOfLowTransitionNetsBefore$ ) Then {
17:      $CurrentDesign = \mathbf{SetDesign}$  ( $UpdatedDesign$ ).
18: }
19: If ( $NumberOfLowTransitionNetsAfter > 0$ ) Then {
20:      $NumberOfLowTransitionNetsBefore = NumberOfLowTransitionNetsAfter$ ;
21:     Go To Line 09;
22: } Else { Return  $CurrentDesign$ .}

```

#### The description of functions :

**Set Var1 Var2:** Sets the value of variable/constant Var2 to Var1.

**SetDesign (Design):** Returns the Design variable.

**NetsTransitionProbability (Design):** Obtains Design variable and return the transition probability of each net of Design.

**Nets (High, Low, Nets):** Obtains an upper limit through High variable, a lower limit through Low variable, and a list of nets through Nets. Returns any net with transition probability between High and Low variables.

**Sort (Nets, Order):** Obtains a set of Nets and put them in order based on Order variable which can have two values: Increasing, and Decreasing

**Frequency (Nets):** Returns the number of Nets

**Pop (Nets):** Removes the net at the top of Nets

**SelectDSFF (TargetNet):** Compare the probability of '1' and '0' for TargetNet.

If the former probability is greater than the latter one, it returns dSFF-AND. Otherwise, it returns dSFF-OR.

**InsertDSFF (dSFF, Design, Net):** Inserts a dSFF in Design and restitches Net through dSFF.

Fig. 7. dSFF insertion procedure.

dSFF in Line 11. Transition probability of nets after dSFF insertion is again calculated and the number of low transition nets is obtained. If the value is less than the number of low transition nets before dSFF insertion, the inserted dSFF is kept otherwise the dSFF would be ignored since no gain was obtained. In the following, if there is still any net with transition probability less than  $P_{th}$ , the procedure continues until there would not be neither any net with low transition probability nor any nets in  $SortedHighTransitionNets$ .

Assuming a circuit with  $NC$  nets, transition probability calculation has the complexity of  $O(NC)$ . In the following, sorting nets based on their transition probabilities has the complexity of  $O(NC \times \log(NC))$  using the Quick sort algorithm. If the circuit has  $NL$  nets with transition probabilities less than  $P_{th}$ , there are  $(NC - NL)$  candidate nets for dSFF insertion. The dSFF insertion algorithm selects a net from the candidate nets, inserts dSFF, and calculates the transition probabilities of candidate nets in the fanout of the net. Assuming the number of nets in the fanout is  $NF$ , the complexity of inserting dSFF is  $O((NC - NL) \times NF)$ . Given that  $NF \ll (NC - NL)$ ,  $O((NC - NL) \times NF) = O(NC - NL)$ . As  $NC - NL \approx NC$ , the complexity is  $O(NC)$ . Therefore, the complexity of dSFF insertion algorithm is determined by the complexity of the sorting algorithm which is  $O(NC \times \log(NC))$ .

We acknowledge that inserting dummy scan flip-flop increases the delay of paths and can impact design performance. Note that it is unlikely that adversary uses nets on critical paths

as input since it can impact the path delay due to the increased capacitance and can be easily detected using path delay fault test patterns. Using the above procedure, we avoid inserting dummy flip-flops on critical paths by eliminating nets on the critical paths from  $HighTransitionNets$ .

#### V. TRANSITION PROBABILITY THRESHOLD ANALYSIS

Inserting dummy flip-flops to increase transition probability of nets would increase circuit area. The area overhead mainly depends on transition probability threshold ( $P_{th}$ ). By setting a  $P_{th}$ , our proposed procedure ensures that all nets in the circuit have transition probability greater or equal to this threshold.  $P_{th}$  would impact both area overhead (i.e., the number of dSFFs) and transition generation time in hardware Trojan gates. In general, setting smaller  $P_{th}$  would result in smaller number of dSFFs but would require more time, on average, to generate switching in Trojan gates. On the other hand, setting larger  $P_{th}$  would require more number of dSFFs but reduces the transition generation time in hardware Trojan gates.

To set  $P_{th}$ , there are several parameters that should be considered. They can be grouped into two main categories namely authentication and circuit parameters. Authentication parameters are of authentication characteristics and consist of two sub-parameters: 1) authentication time of each integrated circuit,  $T_{Au}$  and 2) the clock period of tester,  $T_{Tester}$ . Circuit parameters represent circuit characteristics and consist of three sub-parameters: 1) the number of required transitions in Trojan circuit,  $N_{Tr}$ ;




Fig. 8. Probability threshold versus authentication time and the number of transitions

2) the average number of clock cycles per transition which can be modeled using GD; and 3) circuit activity,  $C_{activity}$ . Note that  $N_{Tr}$  is an important parameter when using transient power analysis methods for detecting hardware Trojans since it indicates the contribution of Trojans into the total circuit power consumption. The larger the  $N_{Tr}$ , the easier the detection of a Trojan would be.

Equation (2) shows how authentication and circuit parameters are related:

$$T_{Au} \propto \frac{N_{Tr} \times T_{Tester} \times (P_{th}^{-1} - 1)}{C_{activity}} \quad (2)$$

$T_{Au}$  is a user-defined parameter that depends on time-to-market and criticality of the application in which the circuit will be used. The equation is based on the time-to-generate a specific number of transitions in a Trojan gate. From GD analysis, on average,  $(P_{th}^{-1} - 1)$  clock cycles are required for each transition on nets whose transition probabilities are  $P_{th}$ . It is assumed that the inputs of Trojans are nets with transition probabilities of  $P_{th}$  in the Equation to consider the worst authentication case.  $T_{Au}$  is also subjected to  $C_{activity}$  reversely. Equation (2) shows that there is a direct relation between  $T_{Au}$ ,  $N_{Tr}$  and  $T_{Tester}$ :

- 1) Requiring the more number of transitions at Trojan implies the longer authentication time.
- 2) Clock period of tester ( $T_{Tester}$ ) determines how fast authentication patterns can be applied to IUA. Applying patterns with higher frequency decreases  $T_{Au}$ .

$P_{th}$  determines transition probability threshold of design and using GD increasing  $P_{th}$  would decrease  $T_{Au}$ . For a specific design with  $C_{activity}$  of “unit” and assuming  $T_{Tester} = 4 \times 10^{-3}$  second, Fig. 8 shows that for a target authentication time,  $P_{th}$  increases by the number of required transitions at Trojan output; therefore, area overhead increases. Further,  $P_{th}$  decreases at any specific number of transitions by increasing authentication time. The minimum  $P_{th}$  is obtained when the number of transitions is minimum and authentication time is maximum.

Circuit activity ( $C_{activity}$ ) is a function of transition occurrence frequency of circuit which is defined as

$$\sum_{Pt=0}^{0.25} \left( f_{Pt} \times Pt \times \sum_{P't=0}^{0.25} (f_{P't} \times P't) \right) \quad (3)$$

TABLE III  
S641 AND S5378 BENCHMARKS CHARACTERISTICS

Benchmark	# of inputs	# of flip-flops	# of components
s5378	35	176	823
s641	35	19	127




Fig. 9. Transition probability frequency in s641 and s5378 benchmarks.

where  $Pt$  and  $P't$  is transition probability and  $f_{Pt}$  and  $f_{P't}$  represents the number of nets with transition probability of  $Pt$  in the entire circuit. Equation (3) represents circuit characteristics by importing the influence of nets with higher transition probabilities on nets with lower transition probabilities. Circuit activity parameter is studied for s5378 and s641 benchmarks by inserting a NAND gate Trojan. Trojan inputs in the two benchmarks have roughly the same transition probabilities ( $P_t = 0.015$ ). Table III shows the benchmarks' characteristics and Fig. 9 presents their transition probability frequency. Although both circuits have the same number of inputs, but s5378 is larger with more number of components, consisting of gates and flip-flops. Transition occurrence frequencies of s5378 and s641 benchmarks are 578.84 and 124.92, respectively. It is expected that s5378 with higher  $C_{activity}$  generates more number of transitions in the Trojan. Considering  $P_{th} = 10e - 05$ , simulation results show that there is one transition in each 29.8 clock cycles at the output of Trojan in s5378 whereas 132.0 clock cycles in s641, on average.

$T_{Au}$  depends on  $N_{Tr}$  and circuit characteristics in terms of  $C_{activity}$  and  $P_{th}$ .  $N_{Tr}$  determines the number of required transitions to distinguish between Trojan-inserted and Trojan-free circuits. Circuits with higher  $C_{activity}$  may increase Trojan activation and reduce  $T_{Au}$ . Furthermore,  $P_{th}$  provides an estimation of maximum  $T_{Au}$  by implying the rarest Trojan input vector application.

## VI. SIMULATION RESULTS

Three programs are developed to carry out experiments. The first program calculates transition probabilities of nets, the second program does dummy flip-flop insertion, and the third program enumerates transitions in the circuit after applying random patterns. The first program is written using TCL in TetraMAX [22]. It reads design and calculates probabilities “1” and “0” of each net. Each net is either primary input or output of a gate. Probability of “1” and “0” for primary inputs




Fig. 10. Trojan circuits. (a) Trojan 1. (b) Trojan 2. (c) Trojan 3. (d) Trojan 4.

are considered 1/2 (50%) and for the gates output they are calculated based on the functionality of gates. Finally transition probability of a net is the product of probabilities “1” and “0” of the net. As shown in Fig. 7, the second program is written in Perl [23] and performs dummy flip-flop insertion. The third program uses Synopsys’ Verilog Compiler (VCS) [22] and applies random patterns and monitors and records any transition on any net of design. Results presented in this paper come out of analyzing transitions in design at the end of the third program.

We apply our dummy flip-flop insertion procedure to s38417 benchmark which contains 1564 flip-flops and 4933 gates. Four different transition probability thresholds are examined in this work ( $P_{th} = 10e-05, 10e-04, 10e-03, \text{ and } 10e-2$ ). The amount of area overhead (number of dSFFs) to ensure all nets have transition probabilities higher than  $P_{th}$  is evaluated. Further, four combinational comparator Trojan circuits, presented in Fig. 10, and one sequential Trojan, shown in Fig. 14, are inserted into the benchmark circuit. Assuming that  $P_{th} = 10e-05$ , nets are divided into three groups, which are: 1) low transition (LT) nets whose transition probabilities are less than  $10e-05$ ; 2) medium transition (MT) nets whose transition probabilities are between  $10e-05$  and  $5 \times 10e-05$ ; and 3) high transition (HT) probability nets whose transition probabilities are greater than  $5 \times 10e-05$ . Similar categorization is used for the other  $P_{th}$ s used in this paper. To simulate the worst cases of Trojan activation, nets of the first and second categories are selected to be connected to the Trojans.

Each Trojan circuit consists of two parts: Trigger and Payload. As in Fig. 10, Payload inputs come from Trigger output and data input which is part of the original circuit. The comparators look for rare combinations of Trojan inputs based on

TABLE IV  
TROJAN INPUTS CHARACTERISTICS

Net Name	$P_0$	$P_1$	$P_t$
Trojan In1 (n284)	0.9999	4.6829e-06	4.6829e-06
Trojan In2 (n382)	0.9999	4.6829e-06	4.6829e-06
Trojan In3 (n407)	4.5512e-05	0.9999	4.5510e-05
Trojan In4 (n578)	0.9999	4.6829e-06	4.6829e-06
Trojan In5 (n420)	0.9999	4.0829e-05	4.0827e-05
Trojan In6 (n309)	4.5512e-05	0.9999	4.5510e-05
Trojan In7 (n518)	0.9999	4.0829e-05	4.0827e-05
Trojan In8 (n616)	0.9999	4.0829e-05	4.0827e-05
Trojan In9 (n691)	0.9999	4.5512e-05	4.5510e-05
Trojan In10 (n766)	0.9999	4.5512e-05	4.5510e-05
Trojan In11 (n841)	0.9999	4.5512e-05	4.5510e-05
Trojan In12 (n505)	4.5512e-05	0.9999	4.5510e-05

their “1” and “0” probabilities. Payload gates are selected based on Trojan outputs’ dominant values. Dash lines above Trojans in the figure represent the connection in the original circuit which is assumed to be restitched through Trojan’s Payload by adversary. Table IV shows Trojan inputs characteristics. The first column shows the selected net of s38417 benchmark as Trojan input. The second and third columns indicate probabilities of “1” and “0” of the net, and the last column is its transition probability. The implemented Trojans are functional type and combinational [3]. They are activated conditionally and looking for rare trigger conditions. For example, Trojan 3, in Fig. 10, looks for (101011) whose probability of occurrence is about  $0.4292e-20$ . The outputs of Trojans pass to the main circuit and can cause functional failures.

Here we assume that the IC is designed by trusted designers and attackers can only make changes during GDSII generation, mask generation, and fabrication process. In this phase, adversary will have limited space to add Trojans to the circuit. Parsing



TABLE V  
TROJANS ACTIVITY ANALYSIS BEFORE DSFF INSERTION

Trojan	Total number of Transitions	# of Transitions on LT nets	# of Transitions on MT nets	# of Transitions at Trojan inputs	# of Transitions inside Trojan circuit	# of Transitions at Trojan output	$N_{Tr}$	TCA	POC
Trojan 1	310418	7	105	4	NA <sup>a</sup>	0	0	0.0E+00	0
Trojan 2	310429	7	105	16	11	0	11	3.54E-05	0
Trojan 3	310443	7	105	35	25	0	25	8.05E-05	0
Trojan 4	310470	7	105	89	51	0	51	1.64E-04	0

<sup>a</sup>Not Applicable

back the GDSII to the netlist and inserting the Trojan would be impractical as the layout will change, therefore subject to easy detection. Furthermore, our proposed methodology is most suitable for Trojans that take their inputs from the nets in the circuit; this can include combinational and sequential Trojans. However, if a Trojan is designed to function without receiving inputs from the circuit (e.g., receives input from an antenna externally), then this method will not be effective.

The simulation results show the number of transitions in the entire circuit and specifically transitions of LT and MT nets. The total number of transitions at Trojan inputs and in Trojan circuit, and the number of transitions on Trigger output that can potentially cause functional failure are reported. Then, it is studied how much dSFFs can magnify Trojan impact based on Trojan to Circuit Activity (TCA) factor which is the ratio of the number of transitions in Trojan circuit ( $N_{Tr}$ ) to the number of transitions in the entire design. Additionally, the number of transitions on Payload output is also obtained and we will investigate the difference between payload output and its data input to further analyze the number of erroneous logic values injected into the circuit.

When the value of Trigger output is dormant (i.e., “1” for AND/NAND Payloads and “0” for OR/NOR Payloads), the Payload output is the same as Payload’s data input; otherwise, the Payload output depends on values of both Trigger output and data input. If both are the same, then the output will be similar to the both inputs. However, a different Payload input combination assuming the Trigger is active would mean that the Payload output is due to Trigger input. This is called *full activation* of Trojan since the Payload output change (POC) can cause functional failure.

The POC rate depends on transition rate of Trigger output and Payload data input. It is expected when both Payload inputs have low transition probability, the POC rate to be unpredictable (small or large). For example, if Payload is an AND gate and data input and Trigger output have high “1” probability, low POC rate is expected. On the other hand, if one of the Payload inputs has higher transition probability than the other, larger POC rate is expected. Transition at the output of a gate based on transitions of its inputs is analyzed in more details in the following. If Trigger output is active for many clock cycles, a large Payload output change is expected.

The proposed method can help Trojan detection in two ways:

1. *Transient Power Analysis*: By increasing the number of transitions in Trojan circuits, the proposed method can help improve the previously proposed power-based methods [5], [6], [9], [11]. In this case, the vectors are applied in a test-per-clock (TPC) fashion since no observation is made by the flip-flops. In fact, the power pads and C4s

are the observation points since transient current is being measured. Suppose  $N_{sff}$  is the number of scan flip-flops and  $N_{vec\_tpc}$  is the number of vectors, the total number of clock cycles  $N_{total\_cycle} = N_{vec} + N_{sff} - 1$ . When  $N_{vec} \gg N_{sff}$ , the total number of clock cycles equals the number of test vectors  $N_{total\_cycle\_tpc} = N_{vec}$ .

2. *Full Activation*: By increasing the probability of full activation of a Trojan (making the data input to be different from Payload output) the probability of observing an incorrect response to the applied vectors would also increase. In this case, the test vectors are applied in a test-per-scan fashion since the response of a test vector pair must be captured and scanned-out. The test vectors are applied similar to launch-off-shift method used for delay testing except that there is no requirement on at-speed scan enable signal. The second vector is only 1-bit shifted version of the first vector (i.e., initialization vector). If  $N_{sff}$  is the number of scan flip-flops and  $N_{vec\_tps}$  is the number of vectors, the total number of clock cycles  $N_{total\_cycle\_tps} = (N_{sff} + 1) \cdot N_{vec\_tps}$ .

#### A. Without Dummy Flip-Flop

Simulations are run for  $N_{vec\_tpc} = N_{vec\_tps} = 144$  test vectors. Table V shows the design transitions statistics and the contribution of Trojans into the original circuit, i.e., before dSFF insertion. Column 2 shows the number of transitions in the entire circuit including Trojans. In the next two columns, transition count for LT and MT nets are reported. These numbers can represent activity of nets which are more probable to constitute Trojans’ inputs to make Trojan activations rare. The fifth column presents the number of transitions at Trojan inputs, implying attempts to activate Trojans subjected to various input combinations. Columns 6 and 7 show the number of transitions inside and at the output of Trojans, respectively. The total number of transitions in Trojans ( $N_{Tr}$ ), the sum of transitions inside and at the output of Trojans, is reported in Column 8. Trojan contribution into the entire circuit is evaluated by TCA factor and presented in Column 9. The last column (POC) indicates the number of Trojan full activations which results in functional error inside the host design.

Table V shows that before dSFF insertion none of the Trojans is fully activated. The results indicate larger Trojans contribute more into the entire design activity, i.e., larger  $N_{Tr}$ , and thus have greater TCA, more attributed to internal Transitions.

#### B. $P_{th} = 10e - 05$

There are four nets in s38417 benchmark with transition probability less than  $10e-05$ . Using our procedure, 4 dSFFs are needed to increase transition probabilities of these nets beyond

TABLE VI  
TROJANS ACTIVITY ANALYSIS AFTER DSFF INSERTION WITH  $P_{th} = 10e - 5$

Trojan	Total number of Transitions	# of Transitions on LT nets	# of Transitions on MT nets	# of Transitions at Trojan inputs	# of Transitions inside Trojan circuit	# of Transitions at Trojan output	$N_{Tr}$	TCA	POC
Trojan 1	318257	57	144	37	NA	1	1	3.13E-06	0
Trojan 2	318284	57	144	64	14	0	14	4.39E-05	0
Trojan 3	318299	57	144	97	28	0	28	8.79E-05	0
Trojan 4	318365	57	144	163	95	0	95	2.98E-04	0

TABLE VII  
TROJANS ACTIVITY ANALYSIS AFTER DSFF INSERTION WITH  $P_{th} = 10e - 4$

Trojan	Total number of Transitions	# of Transitions on LT nets	# of Transitions on MT nets	# of Transitions at Trojan inputs	# of Transitions inside Trojan circuit	# of Transitions at Trojan output	$N_{Tr}$	TCA	POC
Trojan 1	327293	149	399	69	NA	18	18	5.49E-05	14
Trojan 2	327322	149	399	148	73	7	80	2.44E-04	9
Trojan 3	327357	149	399	190	116	0	116	3.54E-04	6
Trojan 4	327436	149	399	361	195	0	195	5.95E-04	0

TABLE VIII  
TROJANS ACTIVITY ANALYSIS AFTER DSFF INSERTION WITH  $P_{th} = 10e - 3$

Trojan	Total number of Transitions	# of Transitions on LT nets	# of Transitions on MT nets	# of Transitions at Trojan inputs	# of Transitions inside Trojan circuit	# of Transitions at Trojan output	$N_{Tr}$	TCA	POC
Trojan 1	235378	46	243	30	NA	11	11	4.67E-05	3
Trojan 2	235394	46	243	42	38	1	39	1.65E-04	0
Trojan 3	235418	46	243	96	62	0	62	2.63E-04	0
Trojan 4	235523	46	243	186	167	0	167	7.09E-04	0

10e-05. The 4 dSFFs make an area overhead about 0.2%. Table VI shows both circuit and Trojans activities increase. Although none of the Trojans is fully activated, there is increase in Trojans' TCA in proportion to their size. Furthermore, activity of LT and MT nets increases and is manifested in increasing Trojans' activity. In the following,  $P_{th}$  is increased to 10e-04 and corresponding results are presented in Table VII.

### C. $P_{th} = 10e - 04$

The dSFF insertion procedure identifies 28 nets with transition probability less than 10e-04. In this case, 16 dSFFs are inserted to ensure these nets have transition probability greater than  $P_{th}$ , incurring 0.8% area overhead. The results in Table VII show LT and MT nets are more active by increasing  $P_{th}$  compared with the previous cases. In addition, Trojans of smaller size are fully activated and cause functional errors in the host design several times, and larger Trojans bring forth more internal transitions. Consequently, there is high activity in Trojan circuits and significant increase in Trojans' TCA. To verify that continuously increasing  $P_{th}$  increases Trojans contribution,  $P_{th}$  is increased to 10e-03.

### D. $P_{th} = 10e - 03$

Increasing transition probability of nets beyond 10e-03 requires 60 dSFFs and imposes 3.0% overhead. The results in Table VIII, contrary to what was expected, show decrease in both circuit and Trojans activity. LT and MT nets are less active compared with  $P_{th} = 10e - 04$ , and as a result Trojans get less activated. Even the total number of transitions in the entire design decreases. As an exception the TCA factor of Trojan 4 is increased although it gets less active due to relatively more

decrease in the total number of transitions in the entire design. More detail analysis in the following shows that increasing transition probability of nets beyond a specific threshold does not necessarily increase the number of transitions in the entire design.

Any circuit consists of primary gates mainly NAND and NOR gates, and any other complex gate and module can be made using these primary gates. Transition at the output of a gate is a function of transition on its inputs. Fig. 11 shows transition probability at the output of 2-input NAND and 2-input NOR gates based on transition probability of their inputs. The maximum transition probability of a net is 0.25 and is obtained when probabilities of "1" and "0" of the net are equal to 1/2. However, Fig. 11 indicates that maximum transition probability at the output of the gates are when transition probability of one of its input is high and that of the other input is low. This trend can be seen in both NAND and NOR gates and the same trend is observed for AND and OR gates. Further, Fig. 11 indicates when transition probabilities of inputs are both 0.25 (the maximum value), the transition probabilities at gates' outputs are 0.1875 in the both gates. In sum, increasing  $P_{th}$  to increase transition probability of individual nets may not necessarily increase the number of transitions in the entire design. To confirm this fact  $P_{th}$  is increased to 10e-02 and results are presented in Table IX.

### E. $P_{th} = 10e - 02$

Incurring 5.2% area overhead, 100 dSFFs are required to have transition probability of all nets greater than 10e-02. As it was expected the total number of transitions in the entire design decreases more and the number of transition inside and at the output of Trojan circuits is less than the results with  $P_{th} = 10e - 04$ . However, since the number of transitions in the entire design




Fig. 11. Transition density analysis for NAND and NOR gates.

TABLE IX  
TROJANS ACTIVITY ANALYSIS AFTER DSFF INSERTION WITH  $P_{th} = 10e - 2$

Trojan	Total number of Transitions	# of Transitions on LT nets	# of Transitions on MT nets	# of Transitions at Trojan inputs	# of Transitions inside Trojan circuit	# of Transitions at Trojan output	$N_{Tr}$	TCA	POC
Trojan 1	185875	139	383	67	NA	10	10	5.38E-05	5
Trojan 2	185915	139	383	132	67	2	69	3.71E-04	0
Trojan 3	185946	139	383	176	100	0	100	5.37E-04	0
Trojan 4	186049	139	383	352	204	0	204	1.09E-03	0

TABLE X  
THE TRANSITIONS STATISTICS IN THE ENTIRE DESIGN AND MT AND LT NETS

$P_{th}$	The number of transitions in the entire design	The transitions percentage of MT and LT nets	Average number of transitions on LT and MT nets	Average number of transitions per clock in the entire design	Average number of transitions on each net
Before dSFF insertion	310418	3.6e-02%	5.6	2155	66
10e-05	318527	6.3e-02%	10.0	2212	68
10e-04	328684	1.5e-01%	25.4	2283	70
10e-03	236314	1.2e-01%	14.4	1641	50
10e-02	185875	2.8e-01%	26.1	1290	39

is roughly half of corresponding values with  $P_{th} = 10e - 04$  there is increase in Trojans' TCA with  $P_{th} = 10e - 02$ .

Table X presents transitions statistics in the entire design and LT and MT nets at examined  $P_{th}$ s. The results in Column 2 indicate increasing  $P_{th}$  decreases the number of transitions in the entire design, caused by transition characteristics of primary gates discussed. On the other hand, Column 3 shows increase in the percentage of transitions on LT and MT nets. In other words, there is a transition movement from HT nets to MT and LT nets. The next column also demonstrates that by increasing  $P_{th}$ , the average number of transitions on LT and MT nets would increase. The last two columns corroborate that by increasing  $P_{th}$  there is decrease in the number of transitions in the entire design per clock and on each net on average.

In Table XI, the results show that by increasing  $P_{th}$  although there are more number of low transition nets, relatively there is decrease in the number of required dSFF. Further, the simulation results show that smaller Trojans, e.g., Trojan 1 and Trojan 2, can be fully activated with higher rate while they have less

TABLE XI  
 $P_{th}$  ANALYSIS

$P_{th}$	10e-05	10e-04	10e-03	10e-02
the number of nets	4	28	129	275
the number of dSFFs	4	16	60	100
Area overhead	0.2%	0.8%	3.0%	5.2%
The ratio of # dSFF to # nets	100%	57%	46%	36%

contribution into circuit activity. On the other hand, larger Trojans, e.g., Trojan 3 and Trojan 4, are harder to be fully activated and contribute more into circuit activity. Therefore, we believe that smaller Trojans are easier to detect using ATPG with dSFF insertion technique and larger Trojans using power-based techniques.

#### F. TE Attack Analysis

Adversary may design a Trojan to be inactive during authentication time when test enable (TE) signal is active. The Trojan may use TE signal as a trigger input and starts operating when

TABLE XII  
ALTERNATING TEST ENABLE SIGNAL ANALYSIS

	Total number of Transitions	# of Transitions on LT nets	# of Transitions on MT nets	# of Transitions at Trojan inputs	# of Transitions inside Trojan circuit	# of Transitions at Trojan output	$N_{Tr}$	TCA	POC
TE1(1)0(1)	25689	31	364	102	17	0	17	6.97E-04	0
TE1(10)0(1)	40003	59	372	139	4	0	4	1.07E-04	0
TE1(20)0(1)	42220	113	498	209	2	0	2	6.17E-05	0
TE1(30)0(1)	43617	154	567	258	1	0	1	3.17E-05	0
TE1(144)0(0)	47246	206	659	317	0	0	0	0.00E+00	0




Fig. 12. Different application of test enable signal.

TE signal is inactive, i.e., the circuit is in functional mode. As a countermeasure, TE signal must be switched on and off frequently. Fig. 12 presents the basic idea with three alternating scenarios: (1)  $TE1(N_{vec\_tpc})0(0)$ , (2)  $TE1(1)0(1)$ , and (3)  $TE1(m)0(1)$ . In the first scenario, TE signal is on (high) and the circuit is in shift (or scan) mode in the entire authentication time when  $N_{vec\_tpc}$  vectors are applied.  $TE1(1)0(1)$ , in the second scenario, represents the case where  $TE=1$  for one clock cycle (a random bit is shifted into the scan chain) and  $TE=0$  in the next clock cycle (the response goes into scan chain). In  $TE1(m)0(1)$  scenario, TE is on for  $m$  clock cycles and then goes off for one clock cycle.

To evaluate effectiveness of alternating TE signal, Trojan 3 is equipped with TE signal such that it is functional only when TE signal is off.  $P_{th}$  is set to  $10e-4$  and five cases are simulated:

- 1)  $TE1(1)0(1)$ : TE signal is switched in each clock cycle.
- 2)  $TE1(10)0(1)$ : TE signal is on for  $m = 10$  clock cycles and then switched off for one clock cycle.
- 3)  $TE1(20)0(1)$ : on state of TE signal lasts for  $m = 20$  clock cycles and then TE is switched off for one clock cycle.
- 4)  $TE1(30)0(1)$ : for  $m = 30$  clock cycles TE signal is on and is switched off for one clock cycle.
- 5)  $TE1(144)0(0)$ : TE signal is kept high for the entire simulation,  $m = 144$  (the number vectors).

Simulation is run three times and Table XII shows the average results. The results show that the total number of transitions in the circuit increases with increasing  $m$ . Accordingly, activity of LT and MT nets increases, and it augments the number of transitions on the Trojan's inputs. However, the results also show that the number of transitions inside the Trojan consistently decreases by increasing  $m$ , and the Trojan is never fully activated ( $POC=0$ ). As a result, TCA of  $TE1(1)0(1)$  is the largest and decreases by increasing  $m$ . Moreover, Table XII shows that switching TE with each clock cycle provides comparable TCA with the case of Trojan 3 in Table VII. Therefore, Trojan impact would be exposed by switching TE signal on and off even when Trojan is designed such that it only operates when TE is inactive.




Fig. 13. TCC of Trojan 4 before dSFF insertion and after it with  $P_{th} = 10e-04$ .

### G. Transient Power Analysis

Effectiveness of dummy flip-flops in power-based techniques is studied by analyzing the contribution of Trojan 4 into circuit power consumption. Two designs are generated: 1) design without dSFF and 2) design with dSFF considering  $P_{th} = 10e-4$ . The designs and their corresponding Trojan-free ones are implemented by Synopsys Astro and then their Spice netlists are extracted using Synopsys StarRCXT [22]. To analyze contribution of Trojan on design power consumption, Trojan-to-Circuit Charge consumption (TCC) is measured per positive level of clock cycle. TCC is defined as

$$TCC = \frac{\int_0^{T/2} I_{Trojan}(t) dt}{\int_0^{T/2} I_{Circuit}(t) dt}$$

where  $T$  is the clock period,  $I_{Trojan}(t)$  denotes Trojan current consumption, which is difference between Trojan-inserted and Trojan-free circuits, and  $I_{Circuit}(t)$  denotes Trojan-inserted circuit current consumption.

Fig. 13 shows TCC before and after dSFF insertion for vectors 38 to 72. The results show that the Trojan impact is magnified after dSFF insertion in most cases when compared with the circuit without dSFF. The results indicate that per vector, Trojan contribution using dSFF is about 2 times, on average, more when compared with the case of without dSFF. Moreover, there are a number of cases where TCC after dSFF insertion is significantly greater than before dSFF insertion and it helps detect Trojan even in presence of process variations. The impact of Trojan can be more magnified using charge integration method proposed in [14]. Moreover, it can be concluded that




Fig. 14. Sequential Trojan circuit.




Fig. 15. TCC of sequential Trojan before dSFF insertion and after it with  $P_{th} = 10e - 04$ .

TCA, being calculated at the logic level, is a true representation of TCC, being measured at circuit level. As there is increase in TCC measurement for Trojan 4 from before to after dSFF insertion, TCA of Trojan 4 increases from before dSFF insertion, indicated in Table V, to after dSFF insertion, shown in Table VII.

#### H. Sequential Trojan Analysis

Trojans can be sequential which use memory elements, such as flip-flop or latch, to implement a finite state machine. It is expected that sequential Trojans have considerable impact on circuit power consumption. A memory element consists of several gates, such as AND and INV which can incur extra capacitance load on clock tree.

Adversary can eliminate Trojan impact on clock tree with supplying Trojan clock input through a Trojan cone. Fig. 14 presents a sequential Trojan without payload which consists of one scan flip-flop whose TE, scan-in (SI) and data (D) input signals are all stuck at "1" to merely analyze clock input (CLK) contribution. CLK input is supplied by a Trojan cone as depicted in the figure and the Trojan cone inputs are the same as inputs of Trojan 2 in Fig. 10.

The sequential Trojan is inserted before dSFF insertion and after dSFF insertion with  $P_{th} = 10e - 04$ . Fig. 15 shows TCC measurements in the two cases for vectors 38 to 68. The results show that dSFF insertion can significantly increase Trojan contribution into the circuit power consumption. Comparing TCC of sequential Trojan in Fig. 15 and that of Trojan 4 in Fig. 13 indicates sequential Trojans have considerable impact on the circuit power consumption compared to the combinational Trojans even though sequential Trojans may include fewer number of gates.


## VII. CONCLUSIONS

In this paper, we demonstrate that the topology of a circuit and the number of primary inputs and flip-flops determine switching activity of the circuit. In the following, transitions are modeled using GD and the number of clock cycles taking to generate a transition is estimated on average. Furthermore, it is shown that inserting dummy scan flip-flop can reduce transition generating time. This realization leads to develop a dummy flip-flop insertion procedure aiming at augmenting transition probabilities of nets in a design, and increasing activity of hardware Trojans in Integrated Circuits. The simulation results for s38417 benchmark demonstrate that it is possible to significantly increase switching activity in Trojan circuits. Smaller Trojans may be fully activated and cause functional failures. Larger Trojans more contribute into side-channel signals and are detected as abnormality.

## REFERENCES

- [1] U.S.D. Of Defense, "Defense science board task force on high performance microchip supply," Washington, D.C., 2005 [Online]. Available: [http://www.acq.osd.mil/dsb/reports/2005-02-HPMS\\_Report\\_Final.pdf](http://www.acq.osd.mil/dsb/reports/2005-02-HPMS_Report_Final.pdf)
- [2] S. Adee, "The hunt for the kill switch," *IEEE Spectrum*, 2008 [Online]. Available: <http://www.spectrum.ieee.org/print/6171>
- [3] X. Wang, M. Tehranipoor, and J. Plusquellic, "Detecting malicious inclusions in secure hardware: Challenges and solutions," in *Proc. IEEE Int. Workshop Hardware-Oriented Security Trust (HOST)*, 2008, pp. 15–19.
- [4] M. Banga and M. S. Hsiao, "A novel sustained vector technique for the detection of hardware Trojans," in *Proc. Int. Conf. VLSI Des.*, 2009, pp. 327–332.
- [5] R. S. Chakraborty and S. Bhunia, "Security against hardware Trojan through a novel application of design obfuscation," in *Proc. Int. Conf. Comput.-Aided Des. (ICCAD)*, 2009, pp. 113–116.
- [6] M. Banga and M. S. Hsiao, "A region based approach for the identification of hardware Trojans," in *Proc. IEEE Int. Workshop Hardware-Oriented Security Trust (HOST)*, Jun. 2008, pp. 40–47.
- [7] M. Banga, M. Chandrasekar, L. Fang, and M. S. Hsiao, "Guided test generation for isolation and detection of embedded Trojans in ICs," in *Proc. IEEE/ACM Great Lakes Symp. VLSI*, Apr. 2008, pp. 363–366.
- [8] D. Agrawal, S. Baktir, D. Karakoyunlu, P. Rohatgi, and B. Sunar, "Trojan detection using IC fingerprinting," in *Proc. Symp. Security Privacy*, 2007, pp. 296–310.
- [9] R. Rad, X. Wang, J. Plusquellic, and M. Tehranipoor, "Power supply signal calibration techniques for improving detection resolution to hardware Trojans," in *Proc. Int. Conf. Comput.-Aided Des. (ICCAD)*, 2008, pp. 632–639.
- [10] M. Tehranipoor and F. Koushanfar, "A survey of hardware Trojan taxonomy and detection," *IEEE Des. Test Comput.*, pp. 10–25, 2010.
- [11] J. Li and J. Lach, "At-speed delay characterization for IC authentication and Trojan horse detection," in *Proc. IEEE Int. Workshop Hardware-Oriented Security Trust (HOST)*, 2008, pp. 8–14.
- [12] Y. Jin and Y. Makris, "Hardware Trojan detection using path delay fingerprint," in *Proc. IEEE Int. Workshop Hardware-Oriented Security Trust (HOST)*, 2008, pp. 51–57.
- [13] D. D. Wackerly, W. Mendenhall, III, and R. L. Scheaffer, *Mathematical Statistics With Application*, 7th ed. Belmont, CA: Thomson Learning Inc, 2008.
- [14] X. Wang, H. Salmani, M. Tehranipoor, and J. Plusquellic, "Hardware Trojan detection and isolation using current integration and localized current analysis," in *Proc. Int. Symp. Fault Defect Tolerance VLSI Syst. (DFT)*, 2008, pp. 87–95.
- [15] M. Bushnell and V. Agrawal, *Essentials of Electronics Testing*. Norwell, MA: Kluwer, 2000.
- [16] M. Potkonjak, A. Nahapetian, M. Nelson, and T. Massey, "Hardware Trojan horse detection using gate-level characterization," in *Proc. IEEE Int. Des. Autom. Conf. (DAC)*, 2009, pp. 688–693.

- [17] Y. Alkabani and F. Koushanfar, "Consistency-based characterization for IC Trojan detection," in *Proc. Int. Conf. Comput.-Aided Des. (ICCAD)*, 2009, pp. 123–127.
- [18] F. Wolff, C. Papachristou, S. Bhunia, and R. S. Chakraborty, "Towards Trojan-free trusted ICs: Problem analysis and detection scheme," in *Proc. Des. Autom. Test Eur. (DATE)*, 2008, pp. 1362–1365.
- [19] R. S. Chakraborty, F. Wolff, S. Paul, C. Papachristou, and S. Bhunia, "MERO: A statistical approach for hardware Trojan detection," in *Proc. Workshop Cryptographic Hardware Embedded Syst. (CHES)*, 2009, pp. 396–410.
- [20] R. Sankaralingam, R. R. Oruganti, and N. A. Toubia, "Static compaction techniques to control scan vector power dissipation," in *Proc. IEEE VLSI Test Symp. (VTS)*, 2000, pp. 35–40.
- [21] H. Salmani, M. Tehranipoor, and J. Plusquellic, "New design strategy for improving hardware Trojan detection and reducing Trojan activation time," in *Proc. IEEE Symp. Hardware-Oriented Security Trust (HOST)*, 2009, pp. 66–73.
- [22] Synopsys Inc, Mountain View, CA, "User manual," 2004 [Online]. Available: <http://www.synopsys.com/>
- [23] L. Wall, T. Christiansen, and J. Orwant, *Programming Perl*, 3rd ed. Sebastopol, CA: Oreilly Media, 2000.



**Hassan Salmani** (S'10) received the M.S. degree in computer engineering at Sharif University of Technology, Tehran, Iran. He is currently working toward the Ph.D. degree in electrical and computer engineering from the University of Connecticut, Storrs.

His research interests include hardware security and trust.



**Mohammad Tehranipoor** (S'02–M'04–SM'07) is an Associate Professor of Electrical and Computer Engineering at the University of Connecticut, Storrs. He serves on the program committee of several leading conferences and workshops. He has published over 125 journal articles and refereed conference papers, two books, and seven book chapters. His current research projects include computer-aided design and test, reliability analysis, and hardware security and trust.

Dr. Tehranipoor is a member of ACM and ACM SIGDA. He is currently serving as an Associate Editor for JETTA, IEEE Design and Test of Computers, Journal of Low Power Electronics and Vice-general Chair for IEEE North Atlantic Test Workshop (NATW). He served as Program Chair of the 2007 IEEE Defect-Based Testing (DBT) workshop, Program Chair of the 2008 IEEE Defect and Data Driven Testing (D3T), Co-program Chair of the 2008 International Defect and Fault Tolerance in VLSI Systems (DFT), and General Chair for D3T-2009 and DFT-2009. He co-founded a new workshop called IEEE International Workshop on Hardware-Oriented Security and Trust (HOST) and served as HOST-2008 and HOST-2009 General Chair and Chair of Steering Committee. He is a recipient of a Best Paper Award at the 2005 VLSI Test Symposium (VTS), Best Paper Award at the 2008 North Atlantic Test Workshop (NATW), Best Paper Award at NATW'2009, honorable mention for Best Paper Award at NATW'2008, Best Paper Candidate at the 2006 Design Automation Conference (DAC), and Best Panel Award at VTS'2006. He is also a recipient of the 2008 IEEE Computer Society Meritorious Service Award, the 2009 NSF CAREER Award, and UConn ECE Research Excellence Award.



**Jim Plusquellic** (S'95–A'97–M'03) received the M.S. and Ph.D. degrees in computer science from the University of Pittsburgh, Pittsburgh, PA, in 1995 and 1997, respectively.

He is currently an Associate Professor of Electrical and Computer Engineering at the University of New Mexico, Albuquerque. He is on the program committee of the International Test Conference (ITC). His research interests are in the area of nano-scale VLSI and include authentication of IC hardware, silicon validation, design for manufacturability, and

delay test methods.

Prof. Plusquellic has held multiple positions on the organizing committee for the Defect-Based Testing Workshop, including the General Chair position in 2006. He is a Co-Founder and was General Chair for the International Symposium on Hardware-Oriented Security and Trust in 2010. He received the "5 Years of Continuous Service Award" from ITC, a Best Paper Award from VTS, an ACM Distinguished Service Award from SIGDA, and two Austin CAS Fellow Awards from IBM.