MOS: Metal-Oxide-Silicon

Metal gate has been replaced by **polysilicon** or **poly** in today's processes.

Poly is used as a mask to allow precise definition of the source and drain regions.

Minimizes gate-to-source/drain overlap which is good for performance.

MOS structure created by superimposing several layers of conducting, insulating and transistor-forming materials.

Construction process is carried out on a *SINGLE* crystal of silicon.

Wafers are 15-20 cm in diameter (6-8 inches).

CMOS: Two types of transistors are used, *pMOS* and *nMOS*.

nMOS: negatively doped silicon, rich in electrons.

pMOS: positively doped silicon, rich in holes (the DUAL of electrons).

An nMOS transistor

R_s

V_{GS}

R_d

V_{DS}

I_{DS}

GND

I_{DS}

W

Source

Gate

Drain

L

Thin Oxide

Source
n+

n-channel

Drain
n+

p-substrate

GND

diffusion

Inverter Cross-section

MOS Transistors as Switches

We can treat MOS transistors as simple on-off switches with a source (S), gate (G) (controls the state of the switch) and drain (D).

Let '1' represent high voltage: typically $V_{DD} < 2.0V$.

Let '0' represent low voltage: GND or V_{SS}.

Signals such as '1' and '0' have **strength**, measures their ability to:
- Sink (to lower voltage, e.g. GND) or
- Source (from higher voltage, e.g. V_{DD}) current.

*n*MOS and *p*MOS signal transmission strength:

MOS Transistor Switches

The reason p-transistors are *poor* transmitters of logic 0 and n-transistors are *poor* transmitters of logic 1 is related to threshold voltage (V_t ~= 500mV).

Threshold voltage will be discussed in detail soon.

Under the "switch" abstraction, G has complete control and S and D have no effect.

In reality, the gate can turn the switch on only if a *potential difference* of at least V_t exists between the G and S.

This is clearly not the case for the "weak" bias configurations and "weak" 0s (~V_t) and "weak" 1s (~V_{DD}-V_t) result.

Therefore, the following **buffer** implementation is a bad idea.

BAD IDEA

MOS Transistor Switches

The off state of a transistor creates a high impedance condition Z at the drain.

No current flows from source to drain:

source | 0 | drain   source | 1 | drain

Z

Z

nMOS pMOS

Complementary Switch or **transmission gate** or **pass gate**:

$\overline{A}$

P1

In   Out

N1

A

One pMOS and one nMOS in parallel.

Note that neither transistor is connected to V_{DD} or GND.

A and $\overline{A}$ control the transmission of a signal on *In* to *Out*.

This configuration allows '1's and '0's to be passed in an acceptable fashion.
When A = '0', *Out* is in a high impedance state (not driven by *In*).

The CMOS Inverter

CMOS Inverter

| A	Out
0	1
1	0

If the gates of transistors P1 and N1 are not connected, then 4 possible output states are possible.

What are the two additional states?

Are any of these states undesirable?

NAND and NOR CMOS Gates

A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

A	B	C
0	0	1
0	1	0
1	0	0
1	1	0

Pass Gates Applications: Select Mux

Transmission Gate   2-to-1 MUX

Truth Table for 2-to-1 MUX

S	Out
0	B
1	A

$Out = A.S + B.\overline{S}$

How would you implement this function using logic gates instead of CMOS switches?

Pass Gates Applications: Latches and Registers

The D latch:

Let represent

Although $\overline{S}$ is not given in the "black box" abstraction, it must be routed to the pass gate.

The S "black box" terminal connects to the n-channel device.

A positive *level-sensitive* latch:

When Clk = '1', $\overleftarrow{Q}$ follows $\overleftarrow{D}$
    Latch is *transparent*

When Clk = '0', D is ignored,
    Feedback path is established.

State of the output is dependent on the level of the clock.

Note: Other notations for $\overleftarrow{D}$:
    -D or DN or D.L.

Pass Gates Applications: Latches and Registers

Master-Slave D Flip-Flop:

Combine one negative (master) and one positive (slave) *level-sensitive* latch.

Clk | $\overline{QM}$ follows D, Q is stored | $\overline{QM}$ transferred to Q

Forms the basis of most CMOS storage elements (EXCEPTIONS: RAM and ROM).

We will look at memory elements in more detail later.

More CMOS Gates

And More CMOS Gates

A

B

$\overline{B}$

Out

And More CMOS Gates

AOI and OAI

Disjunctive Normal Form

$$AOI = \overleftarrow{(\ .\ )} + (\ .\ )$$

Sum of Products

Conjunctive Normal Form

$$OAI = \overleftarrow{(\ +\ )} . (\ +\ )$$

Product of Sums

Building CMOS logic gates from expressions:

How do we build ?

$$F = \overline{(A.B + C.D)}$$

For the n-side, take the uninverted expression (the complement of F):

$$\overline{F} = (A.B + C.D)$$

AND expressions are implemented using series connections of n-transistors.
OR expressions are implemented using parallel connections of n-transistors.

OR requires parallel
connection

A   C

AND requires series
connection

B   D

n side

Building CMOS logic gates from expressions:

For the p-side, invert expression used for n-expansion:

$$((\overline{A}+\overline{B}).(\overline{C}+\overline{D}))$$

AND expressions are implemented using series connections of p-transistors.

OR expressions are implemented using parallel connections of p-transistors.

OR requires parallel
connection

AND requires series
connection

p side

Building CMOS logic gates from expressions:

Combine to build function:

$$F = \overline{(A.B + C.D)}$$

Try building

$$F = \overline{(A+B+C).D}$$

Other Transformations

You must master all of the following transformations between levels of abstractions:

Boolean expression
(with reductions)
$\xrightarrow{\quad 1 \quad}$
$\xleftarrow[\quad 2 \quad]{}$
CMOS transistor-level
schematic analysis
$\xrightarrow{\quad 3 \quad}$
$\xleftarrow[\quad 4 \quad]{}$
CMOS layout

1) The previous analysis shows how to take a Boolean expression and create a transistor-level schematic diagram.

However, it assumes the Boolean expression is already in the appropriate form, which may not always be the case.

Boolean expression reduction:

You should already know how to manipulate boolean expressions, e.g., using De Morgan's Laws, from exercises in other courses.

The objective is to reduce a boolean expression so that it can be realized in full-complementary CMOS using the minimum number of transistors.

Other Transformations

In general, I am **not** expecting you to realize CMOS gates using *pass structures* in which the inputs are used to drive the output of the gate.

The XOR/XNOR implementations we saw earlier are examples of this.

The following heuristics can be applied as target reductions that will help you to obtain minimum realizations:

• Since CMOS is naturally inverting, you'll want to target a final expression of the form:

$$F = \overline{(\text{expression})}$$

• Many times only **un**complemented literals are available as signals in your circuit. Therefore, the reductions should attempt to **remove** the complemented literals in the Boolean expression.

Application of De Morgan's Laws can be used to transform complemented literals to NANDs and NORs.

• You should analyze each transformation to learn the trade-offs.

Other Transformations

For example:

$$F = (\bar{A}B) + (C + D)E \qquad \text{Build inverse? 14 transistors}$$

The following reduction sequence can be applied that targets NANDs and removes the complemented literals:

$$\bar{F} = \overline{(\bar{A}B) + (C + D)E} \qquad \text{Invert both sides.}$$

$$\bar{F} = \overline{\bar{A}B} \bullet \overline{(C + D)E} \qquad \text{How many transistors are needed here?}$$

$$\bar{F} = (A + \bar{B}) \bullet \overline{(C + D)E} \qquad \text{Build here?:}$$

$$F = \overline{(A + \bar{B}) \bullet \overline{(C + D)E}}$$

transistors: 6 for OAI, 2 for inverter for B, 6 for final OAI.

$$\bar{F} = A\overline{(C + D)E} + \bar{B}\overline{(C + D)E} \qquad \text{Multiply.}$$

$$\bar{F} = A\overline{(C + D)E} + \overline{B + (C + D)E}$$

$$F = \overline{A\overline{(C + D)E} + \overline{B + (C + D)E}} \qquad \text{Or Build here?: 6 for OAI, 8 for B AOI, 6 for final AOI.}$$

Other Transformations

Note that further reductions to NANDs and NORs may not pay off, as in the previous case.

In the next case, it is possible to get rid of an complemented literal without increasing the size of the OAI:

$$F = (\bar{A}B) + (C + D)\bar{E}$$

$$\bar{F} = \overline{(\bar{A}B) + (C + D)\bar{E}}$$ Invert both sides.

$$\bar{F} = \overline{\overline{\bar{A}B}} \bullet \overline{(C + D)\bar{E}}$$ Apply DeMorgan's Laws.

$$\bar{F} = (A + \bar{B}) \bullet \overline{(C + D)\bar{E}}$$ Build here?:

$$F = \overline{(A + \bar{B}) \bullet \overline{(C + D)\bar{\bar{E}}}}$$

transistors: 6 for OAI, 4 for inverter for B, 6 for final OAI.

$$\bar{F} = (A + \bar{B})(\overline{C + D} + E)$$ Or Build here?: 4 for NOR, 2 for inverter, 8 for final OAI.

Further transformations are not useful -- convince yourself.

Other Transformations

Expressions with repeated variables may be simplified to save a couple transistors, in some cases:

$$F = AB\overline{C} + \overline{A}CD$$

$$\overline{F} = \overline{AB\overline{C} + \overline{A}CD} \qquad\qquad 4 + 2 + 10 + 2$$

$$\overline{F} = (\overline{A} + B\overline{C})(A + \overline{CD}) \qquad\qquad 2 + 4 + 10$$

$$\overline{F} = \overline{A}A + \overline{A}\,\overline{CD} + AB\overline{C} + B\overline{C}\,\overline{CD}$$

$$\qquad\qquad B\overline{C}\overrightarrow{\overline{CD}} \text{ is redundant (covered) by}$$
$$\qquad\qquad \text{the other terms, e.g,}$$
$$\qquad\qquad \overline{F} = \overline{A}\,\overline{CD} + B\overline{C}(A + \overline{CD}) = \overline{A}\,\overline{CD} + B\overline{C}(A + \overline{A}\cancel{\overline{CD}})$$

$$\overline{F} = \overline{A}\,\overline{CD} + AB\overline{C} \qquad\qquad 2 + 4 + 10$$

$$\overline{F} = \overline{(A + CD)} + AB\overline{C}$$

$$F = \overline{\overline{(A + CD)} + AB\overline{C}} \qquad\qquad 6 + 8 \ (*14*)$$

Other Transformations

In contrast to:

$$F = (\bar{A}B) + (A + C)\bar{D}$$

$$\bar{F} = \overline{(\bar{A}B) + (A + C)\bar{D}}$$

$$\bar{F} = (A + \bar{B})\overline{(A + C)\bar{D}}$$

$$\bar{F} = (A + \bar{B})\overline{(A\bar{D} + C\bar{D})}$$

$$\bar{F} = (A + \bar{B})(\bar{A} + D)(\bar{C} + D)$$

$$\bar{F} = (A\bar{A} + AD + \bar{A}\bar{B} + \bar{B}D)(\bar{C} + D)$$

$$\bar{F} = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}D + AD\bar{C} + ADD + \bar{B}D\bar{C} + \bar{B}DD$$

$$\bar{F} = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}D + AD + \bar{B}D$$

$$\bar{F} = \bar{A}\bar{B}\bar{C} + D(A + \bar{B})$$

$$F = \overline{\overline{(A + B + C)} + D(A + \bar{B})}$$

$$F = \overline{\overline{(\bar{A}B)}\,\overline{(A + C)\bar{D}}}$$

6 for AB NAND, 8 for OAI,
4 for final NAND.

$$F = \overline{(A + \bar{B})(\overline{(A + C)} + D)}$$

4 for NOR, 2 for inverted B,
8 for final OAI.

6 for NOR, 2 for inverter,
8 for final OAI -- no better than
the earlier expression.

Other Transformations

Sometimes it is best to implement the *inverse* function and add an inverter.

For example, Carry, which has all uncomplemented inputs.

$$\text{Carry} = AB + C_{in}(A + B)$$

$$\overline{\text{Carry}} = \overline{AB + C_{in}(A + B)}$$

What about XOR and XNOR?

$$F = A\bar{B} + \bar{A}B$$

$$\bar{F} = \overline{A\bar{B} + \bar{A}B}$$

$$F = \overline{(\bar{A} + B)(A + \bar{B})}$$

$$F = \overline{AB + \bar{A}\bar{B}}$$

$$F = \overline{AB + \overline{(A + B)}} \qquad\qquad \text{How many transistors are needed here?}$$

The best way to learn this is through practice.

Simply make up an expression of multiple variables and invert a couple of the literals and/or subexpressions.

Other Transformations

    2) Translating from **transistor-level schematics** to **Boolean expressions** is
      straightforward.

        Simply write the *n-tree* expression using the rules for series and parallel
          transistors given earlier.
        Invert the final expression.

    3) Translating from **transistor-level schematic** diagrams to **layout** is covered
      in the laboratories.

    4) Translating from **layout** to **transistor-level schematic** diagrams is also cov-
      ered in the laboratories.

        • In general, start by identifying the transistor sources connected to V_{DD}
          or GND nodes.
        • Add series transistors in the schematic for transistors whose sources are
          connected to drains of the previously identified transistors.
        • Add parallel transistors at fan-out points.
        • Label the transistors so it possible to connect the gates properly by trac-
          ing the poly connections.