|
Signals and Communications Course EECE-314
Programming Logic Course EECE-238 Lab Site
Embedded Systems and DSP Lab Site
Circuits II EECE 213 - Craig Kief and Dr. Pattichis
CT Scan Design Project by Omar
Honors project in Morphology (Gui) using Matlab by Scott Connors
MIPS Microprocessor using VHDL. This is a limited instruction version of a MIPS microprocessor for Dr. David Baders EECE438 course for the
Fall of 2002. It was done on ISE 4.2 and simulted on Modelsim FPGA Advantage 5.5.
|