

Lecture notes - Introduction to Accumulators and FPGAs

Accumulator Basics

An accumulator is built with an adder whose sum can be loaded into a register as shown in figure 1. Accumulators are a basic building block of most large digital logic or DSP project. As an analogy, you can think of an up accumulator (the type we are using in this project) as a file cabinet. It starts out empty. If you add two, it now holds the value of two. If you add three more it now holds five.




Figure 1; Block diagram for an Accumulator

Field Programmable Gate Array (FPGA) Basics

The workhorse of the programmable logic industry is the FPGA. Similarly to CPLDs, a FPGA also replace discrete logic but it is build differently. A FPGA architecture resembles to a two dimensional array of logic cells interconnected by a huge amount of routing resources and connected to the exterior world with I/O blocks. Therefore an FPGA has three basic parts as shown in figure 2.




Figure 2. Building blocks of a FPGA

The basic building block of a FPGA is a *slice* which is made of two identical *Configurable Logic Block (CLB)*, as shown in figure 3. A CLB is made of *Look-up Table (LUT)* units; some carry and

control logic and storage elements. The amount, characteristics and interconnection of these elements varies between FPGA families. A detailed CLB schematic is shown in figure 4.

- LUT: Form the basic logic generation. It is typically of four inputs, being able to build any four-input logic function. In a CLB as the one shown in figure 3, a LUT can also be configured and used as a 16-bit x 1 RAM or a 16-bit shift register.
- Carry and control: It is composed of fast arithmetic logic, multiplier and multiplexer logic.
- Storage elements: Usually latch or flip-flops with set and reset capabilities, true or inverted inputs and synchronous or asynchronous control.




Figure 3; A simplified slice view. Taken from Virtex 2 datasheet.




Figure 4; A detailed CLB view. Taken from Virtex 2 datasheet.

For you to have an idea of how much logic we can fit in the chips on the boards we will use for, note that they have around 400 CLBs. It is also common to measure a FPGA size by useable or system gates. If you remember the work you did earlier in the semester with the 7400 chip you will recall that the chip contained four two input NAND gates. Given the belief that any logic can be developed using enough two input NAND gates, this measure has been assigned the useable/system gates term. The Digilent boards (containing the Xilinx SpartanXL FPGA chips) we will be using for the rest of the semester are described as having 10 thousand useable gates.

Each day, the number of useable gates increases, as does the speed. What is the standard today will be considered antique in the next year or so. The one underlying theme that will continue to survive is the coding scheme. You can use VHDL to program ANY CPLD and ANY FPGA. That is why hardware description languages are critical to know.

Finally, a significant difference with CPLDs is that a FPGA is a SRAM device, it requires external devices for configuration after each power cycle. In general, FPGAs offer more logic flexibility and more sophisticated system features than CPLDs: clock management, on-chip RAM, DSP functions (multipliers), etc. Why can say that FPGA are generally used for larger and more complex designs. Be aware though, that they consume a lot more power than a CPLD.

Using the Digilent XL Prototyping Board


The board we are going to be using for the rest of the semester is the Digilent Spartan XL board. It is an excellent prototyping board. If you are interested in doing additional projects after this course, there are a large variety of very reasonably priced boards that are virtually limitless in the span and quantity of projects you can do. The Xilinx FPGA on the board is a 3.3volt, 10,000 useable gate device. Once again you can see where we are using lower voltages (3.3 vs. the 5 from the discrete logic) to conserve power and heat. The trend is towards lower and lower voltages in programmable logic. The device has a speed grade of 5. This is the 5C that you see at the bottom of the chip. A large number of these chips are cut at a single time from a large wafer. The chips closer to the center of the wafer are of better quality and their speed is higher (thus a higher number and price). The lower the number the further from the center of the wafer and thus the slower the device (and cheaper the cost). For our chip (XC2S30), they come in speed grades 4 and 5.

We will also begin using more and more files within each project. This is necessary anytime you wish to increase your level of complexity and increase the quantity of things you wish to accomplish.

Floorplanner

Just as Chipviewer gave you a chance to look within the CPLD, Floorplanner gives you a chance to look within the FPGA. Many times, design engineers will never need this capability. In this course you will never need it. What we have taken for granted is that your designs are small and you do not care about the speed at which your circuit operates. You just click on the buttons, step back and let the software take over for you. It is a comfortable place. Unfortunately, in the real world you always want your design to fit on a smaller device and you always want to make it go just a little faster than the competitor. This is where Floorplanner becomes your friend.

Floorplanner provides you with a graphical ability to modify how your design is placed and routed on the chip. It is a graphical placement tool that gives you control over placing a design into a target FPGA using a drag and drop paradigm with the mouse pointer.



This lower picture shows you the CLB in row 7, column 8 and how it was wired on a previous project. These two pictures give you an idea of where we are headed.