

Name _____
Date _____
Section _____

2

Final task: Design an Adder / Subtractor Using The CORE Generator System

- Turn in a copy of your VHDL code file.
- Turn in a copy of the finished test bench code.
- Turn in a copy of the simulation waveform with the radix changed to decimal.

Make sure your T.A checked and approved the output of your simulation!!