

Name _____
Date _____
Section _____

2

Part 1: Design a Binary Subtractor with 8-to-1 Multiplexers

1. Draw the Logic Diagrams for both outputs of the subtractor using 8-to-1 MUXes.

2. Draw the Layout Diagram of the subtractor using 8-to-1 MUXes.

Name _____

3

Date _____

Section _____

Postlab

Part 1: Design a Binary Subtractor with 4-to-1 Multiplexers

- Have TA verify that your breadboard circuit works. Signature _____

- Turn in a copy of your **Lab3_1.vhd** code. Do not turn in a copy of the test bench, just a copy of the file you changed.
- Turn in a copy of the simulation waveform.

Part 2: Design a Binary Subtractor with 8-to-1 Multiplexers

- Have TA verify that your breadboard circuit works. Signature _____

- Turn in copies of all of your VHDL code.
- Turn in a copy of the simulation waveform.