Home
LABS
Lab Report Layout
Chips
Online Students
Links
Our Lab
Why Xilinx at UNM
Lecture Notes
FAQ
ISE/Webpack Setup
ISE 4.2i Labs
Foundation LABS
Acknowledgements
EECE 447

Site last updated
9/12/03

BuiltByNOF
ISE LAB 6

LAB 6 ASSIGNMENT

Objectives: 
1.Understand basic principles concerning FPGAs and the difference between FPGA and CPLD devices. 
2.Using the Digilent SpartanXL prototyping board, develop larger projects by introducing multiple file projects.
3.Introduction to accumulators
4.Introduction to Floor Planner
5.Introduction to Seven Segment Controller

Assignment:
NOTE:  This project is very challenging due to the amount of new concepts that are introduced.  Plan accordingly for this project to take some time to complete.

1. Complete the tutorial for this lab.   The tutorial has you develop a 4-bit input/8-bit output accumulator and transfer your output to the Digilent FPGA prototyping board.  Your assignment will be to add an additional accumulator so that they will be functioning in parallel.  You will receive further instruction as you go though the tutorial.  One of the greatest benefits to FPGAs is their ability to process large quantities of information in parallel.  I will create an accumulator.  I will use four switches and two seven-segment displays.  That will leave you four switches and the other two seven-segment displays for your part.  Both of our accumulators will be completely independent of each other.  Think of it as two independent file cabinets within one chip.  The only exception will be that they may both use the same two push buttons.  BTN1 will be our reset or clear to empty the register and the display.  BTN3 will be the add/accumulate button.   
2.Use Floor Planner to demonstrate how ISE placed your accumulator on the FPGA

NOTE:  DELIVERABLES FOR THIS LAB ARE LISTED AT THE END OF THE TUTORIAL.