

# XSA-200 Board V1.3 User Manual

How to install, test, and use your new XSA-200 Board

Copyright © 2001-2005 by X Engineering Software Systems Corporation.

All XS-prefix product designations are trademarks of XESS Corp.

All XC-prefix product designations are trademarks of XILINX.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of the publisher. Printed in the United States of America.

# **Table of Contents**

Ta	ble of Contents	2
Pre	eliminaries	4
	Getting Help!	4
	Take notice!!	4
	Packing List	5
Ins	stallation	6
	Installing the XSTOOLS Utilities and Documentation	6
	Applying Power to Your XSA-200 Board	6
	Using a 9V DC wall-mount power supply	6
	Powering Through the PS/2 Connector	6
	Solderless Protoboard Installation	7
	Connecting a PC to Your XSA-200 Board	8
	Connecting a VGA Monitor to Your XSA-200 Board	8
	Connecting a Mouse or Keyboard to Your XSA-200 Board	9
	Inserting the XSA-200 Board into an XStend Board	9
	Setting the Jumpers on Your XSA-200 Board	10
	Testing Your XSA-200 Board	10
	Setting the XSA-200 Board Clock Oscillator Frequency	11
Pro	ogramming	12
	Downloading Bitstreams into the FPGA and CPLD	12
	Downloading Using GXSLOAD	12
	Downloading Using Xilinx iMPACT	14
	Storing Non-Volatile Bitstreams in the Flash	15
	Downloading and Uploading Data to the SDRAM	17
Pro	ogrammer's Models	19

	XSA-200 Board Organization	19
	Programmable logic: FPGA and CPLD	20
	100 MHz Fixed-Frequency Oscillator	21
	Synchronous DRAM	22
	Flash RAM	22
	Seven-Segment LED	24
	DIP Switches and Pushbuttons	24
	PS/2 Port	25
	VGA Port	25
	Parallel Port	26
	Prototyping Header	29
XS	A-200 Pin Connections	30
x.s	A-200 Schematics	31

# **Preliminaries**

## **Getting Help!**

Here are some places to get help if you encounter problems:

- If you can't get the XSA-200 Board hardware to work, send an e-mail message describing your problem to help@xess.com or submit a problem report at <a href="http://www.xess.com/help.html">http://www.xess.com/help.html</a>. Our web site also has
  - answers to frequently-asked-questions,
  - example designs, application notes and tutorials for the XS Boards,
  - <u>a place to sign-up for our email forum</u> where you can post questions to other XS Board users.
- If you can't get your XILINX WebPACK software tools installed properly, send an e-mail message describing your problem to hotline@XILINX.com or check their web site at <a href="http://www.xilinx.com/support/support.htm">http://www.xilinx.com/support/support.htm</a>.
- If you need help using the WebPACK software to create designs for your XSA-200 Board, then check out this <u>tutorial</u>.

#### Take notice!!

- The XSA-200 Board requires an external power supply to operate! It does not draw power through the downloading cable from the PC parallel port.
- If you are connecting a 9V DC power supply to your XSA-200 Board, please make sure the center terminal of the plug is positive and the outer sleeve is negative.
- Do not power your XSA-200 Board with a battery! This will not provide enough current to insure reliable operation of the XSA-200 Board.

# **Packing List**

Here is what you should have received in your package:

- an XSA-200 Board;
- a 6' cable with a 25-pin male connector on each end;
- an XSTOOLS CDROM with software utilities and documentation for using the XSA-200 Board.

# Installation

#### **Installing the XSTOOLS Utilities and Documentation**

XILINX currently provides the WebPACK tools for programming their CPLDs and Spartanseries FPGAs. The XESS CDROM contains a version of WebPACK that will generate bitstream configuration files compatible with your XSA-200 Board. You can also <a href="download">download</a> the most current version of the WebPACK tools from the XILINX website.

In addition, XESS Corp. provides the XSTOOLS utilities for interfacing a PC to your XSA-200 Board. These utilities should be installed automatically when you insert the XSTOOLS CDROM into your CDROM drive. If not, then manually run the SETUP.EXE installation program on the CDROM.

# **Applying Power to Your XSA-200 Board**

You can use your XSA-200 Board in three ways, distinguished by the method you use to apply power to the board. **Only use one of these methods to power your XSA-200 Board!** Supplying power from multiple sources can damage the board and/or power supplies.

#### Using a 9V DC wall-mount power supply

You can use your XSA-200 Board all by itself to experiment with logic designs. Just place the XSA-200 Board on a non-conducting surface as shown in Figure 1. Then apply power to the XSA-200 Board from a 9V DC wall-mount power supply with a 2.1 mm female, center-positive plug. (See Figure 2 for the location of the 9V DC power jack on your XSA-200 Board.) The on-board voltage regulation circuitry will create the voltages required by the rest of the XSA-200 Board circuitry. **Be careful!! The voltage regulators on the XSA-200 Board can become hot.** Attach a heat sink to them if necessary.

#### **Powering Through the PS/2 Connector**


You can use your XSA-200 Board with a laptop PC by connecting a PS/2 male-to-male cable between the PS/2 ports of the laptop and the board. The on-board voltage regulation circuitry will create the voltages required by the rest of the XSA-200 Board circuitry. Many PS/2 ports cannot supply more than 0.5A so large, high-frequency FPGA designs may not work when using this power source!

#### **Solderless Protoboard Installation**


The two rows of pins from your XSA-200 Board can be plugged into a solderless protoboard with holes spaced at 0.1" intervals. (One of the A.C.E. protoboards from 3M is a good choice.) Once plugged in, many of the pins of the FPGA are accessible to other circuits on the protoboard. (The labels printed next to the rows of pins on your XSA-200 Board correspond to the pin numbers of the FPGA.) Power can still be supplied to your XSA-200 Board though the 9V DC jack, or power can be applied directly through several pins on the underside of the board. Just connect +5V, +3.3V, +2.5V and ground to the pins of your XSA-200 Board listed in Table 1. (Remove the shunt on jumper J2 if you supply +2.5V from an external source.)

• Table 1: Power supply pins for the XSA-200 Board.

Voltage	Pin	Note
+5V	2	This pin is labeled "+5V".
+3.3V	54	This pin is labeled "+3.3V".
+2.5V	22	This pin is labeled "+2.5V".
GND	52	This pin is labeled "GND".



• Figure 1: External connections to the XSA-200 Board.



• Figure 2: Arrangement of components on the XSA-200 Board.

## Connecting a PC to Your XSA-200 Board

The 6' DB25 male-to-male cable included with your XSA-200 Board connects it to a PC. One end of the cable attaches to the parallel port on the PC and the other connects to the female DB-25 connector at the top of the XSA-200 Board as shown in Figure 1.

#### **Connecting a VGA Monitor to Your XSA-200 Board**


You can display images on a VGA monitor by connecting it to the VGA port at the bottom of your XSA-200 Board (see Figure 1). You will have to create a VGA display circuit for your XSA-200 Board to actually display an image. See <a href="this section">this section</a> for details on the VGA port circuitry and creating a VGA display circuit.

# Connecting a Mouse or Keyboard to Your XSA-200 Board

You can accept inputs from a keyboard or mouse by connecting it to the PS/2 port at the bottom of your XSA-200 Board (see Figure 1). You will have to create a keyboard or mouse interface circuit to actually receive information on keystrokes or mouse movements. See <a href="this section">this section</a> for details on the PS/2 port circuitry and creating a keyboard interface.

## Inserting the XSA-200 Board into an XStend Board

If you have the optional XST-2.*x* Board, then the XSA-200 Board is inserted as shown below. Refer to the XST-2.*x* Board Manual for more details.



#### **Setting the Jumpers on Your XSA-200 Board**

The default jumper settings shown in Table 2 configure your XSA-200 Board for use in a logic design environment. You will need to change the jumper settings only if you are:

- downloading FPGA bitstreams to your XSA-200 Board using the XILINX iMPACT software;
- changing the power sources for the XSA-200 supply voltages.
  - Table 2: Jumper settings for XSA-200 Boards.

Jumper	Setting	Purpose
J2	On (default)	A shunt should be installed if the +2.5V supply voltage is derived from the +3.3V supply.
	Off	The shunt should be removed if the +2.5V supply voltage is applied from an external source through pin 22 of the XSA-200 Board (labeled "+2.5V" at the lower right-hand corner of the board).
J9	1-2 (XI)	The shunt should be installed on pins 1 and 2 (XI) if the XSA-200 Board is to be downloaded using the XILINX iMPACT software.
	2-3 (XS) (default)	The shunt should be installed on pins 2 and 3 (XS) if the XSA-200 Board is to be downloaded using the XESS GXSLOAD software.
J10	N/A	This is a header that provides access to the +5V and GND references on the board. No shunt should be placed on this header.

# **Testing Your XSA-200 Board**

Once your XSA-200 Board is installed and the jumpers are in their default configuration, you can test the board using the GUI-based GXSTEST utility as follows.



You start GXSTEST by clicking on the GXSTEST icon placed on the desktop during the XSTOOLS installation. This brings up the window shown below.



Next you select the parallel port that your XSA-200 Board is connected to from the Port pulldown list. GXSTEST starts with parallel port LPT1 as the default, but you can also select LPT2 or LPT3 depending upon the configuration of your PC.

After selecting the parallel port, pick the XSA-200 item in the Board Type pulldown list. Then click on the TEST button to start the testing procedure. GXSTEST will configure the FPGA to perform a test procedure on your XSA-200 Board. Within thirty seconds you will see a O displayed on the LED digit if the test completes successfully. Otherwise an E will

be displayed if the test fails. A status window will also appear on your PC screen informing you of the success or failure of the test.

If your XSA-200 Board fails the test, you will be shown a checklist of common causes for failure. If none of these causes applies to your situation, then try some of the solutions listed in the XSTOOLS\README.TXT file. If you cannot get your board to pass the test even after taking these steps, then contact XESS Corp for further assistance.

As a result of testing the XSA-200 Board, the CPLD is programmed with the standard parallel port interface found in the XSTOOLS\XSA\200\dwnldpar.svf bitstream file. This is the interface that should be loaded into the CPLD when you want to use it with the GXSLOAD utility.

# **Setting the XSA-200 Board Clock Oscillator Frequency**

Unlike previous versions of the XSA Board, your XSA-200 Board has a fixed-frequency oscillator of 100 MHz. The GXSSETCLK utility cannot be used to change the frequency of the clock sent to the FPGA and CPLD. You can lower the clock frequency by placing a clock-divider circuit in the FPGA or CPLD. See the <a href="mailto:section on the XSA-200 Board clock circuitry">section on the XSA-200 Board clock circuitry</a> for more details.

# **Programming**


This section will show you how to download logic designs into the FPGA and CPLD of your XSA-200 Board and how to download and upload data to and from the SDRAM and Flash devices on the board.

## **Downloading Bitstreams into the FPGA and CPLD**


#### **Downloading Using GXSLOAD**

As you develop and test a logic design, you will usually connect the XSA-200 Board to the parallel port of a PC and download the configuration bitstream each time you make changes. You can download a bitstream into your XSA-200 Board using the GXSLOAD utility.


You start GXSLOAD by clicking on the GXSLOAD icon placed on the desktop during the XSTOOLS installation. This brings up the window shown below. Select the XSA-200 Board and the parallel port to which it is connected as indicated below.




Now you can download bitstream files to the FPGA or CPLD simply by dragging them from their folder and dropping them into the FPGA/CPLD pane of the GXSLOAD window as shown below.




Once you drop the file, the highlighted file name appears in the FPGA/CPLD pane and the Load button in the GXSLOAD window is enabled. Clicking on the Load button will begin sending the bitstream in the file to the XSA-200 Board through the parallel port connection. BIT files contain configuration bitstreams that are loaded into the FPGA while .SVF files will go to the CPLD. GXSLOAD will reject any non-downloadable files (ones with a suffix other than .BIT or .SVF). During the downloading process, GXSLOAD will display the name of the file and the progress of the current download.



You can drag & drop multiple files into the FPGA/CPLD area. Clicking your mouse on a filename will highlight the name and select it for downloading. Only one file at a time can be selected for downloading.



Double-clicking the highlighted file will deselect it so no file will be downloaded. Doing this disables the Load button.



#### **Downloading Using Xilinx iMPACT**

You can use the Xilinx iMPACT software to download bitstreams to the XSA-200 Board. The iMPACT programming tool downloads bitstreams through the JTAG interface of the FPGA so we need to change the parallel port interface by reprogramming the CPLD. Drag & drop the p3jtag.svf file from the XSTOOLS\XSA\200 folder into the FPGA/CPLD pane of the GXSLOAD window. Then click on the Load button and the CPLD will be reprogrammed in less than a minute. Then move the shunt on jumper J9 from the XS to the XI position. At this point you can start iMPACT and it will believe it is connected to the

XSA-200 Board through a Xilinx Parallel Cable III in boundary-scan mode. Follow the instructions for iMPACT to download bitstreams to the FPGA.

Note that the CPLD only needs to be reprogrammed once to support iMPACT because it retains its configuration even when power is removed from the board. (If you want to go back to using the GXSLOAD programming utility, just must move the shunt on J9 back to the XS position and download the XSTOOLS\XSA\200\dwnldpar.svf file into the CPLD.)

#### **Storing Non-Volatile Bitstreams in the Flash**

The FPGA on the XSA-200 Board stores its configuration in an on-chip SRAM which is erased whenever power is removed. Once your design is finished, you may want to store the bitstream in the 16 Mbit Flash device on the XSA-200 Board from which the FPGA will be configured each time power is applied.

The Flash is partitioned into four quadrants, each of which can hold a bitstream for the FPGA. Before a bitstream can be downloaded into a quadrant of the Flash, the .BIT file must be converted into an .EXO or .MCS format using one of the following commands:

			DIP Swite	ch Setting
Quadrant	Address Range	Conversion Command	SW1-1	SW1-2
0	0x000000 – 0x07FFFF	promgen –u 0 file.bit –p exo -w promgen –u 0 file.bit –p mcs –w	ON	ON
1	0x080000 – 0x0FFFFF	promgen –u 80000 file.bit –p exo -w promgen –u 80000 file.bit –p mcs –w	ON	OFF
2	0x100000 – 0x17FFFF	promgen –u 100000 file.bit –p exo -w promgen –u 100000 file.bit –p mcs –w	OFF	ON
3	0x180000 – 0x1FFFFF	promgen –u 180000 file.bit –p exo -w promgen –u 180000 file.bit –p mcs -w	OFF	OFF

In the commands shown above, the bitstream in file.bit is transformed into an .EXO or .MCS formatted file starting at the first address in each quadrant and proceeding upward.

The .EXO or .MCS file is downloaded into the Flash device by dragging it into the Flash/EEPROM pane and clicking on the Load button. This activates the following sequence of steps:

- 1. The FPGA and CPLD on the XSA-200 Board are reprogrammed to create an interface between the Flash device and the PC parallel port.
- 2. The entire Flash device is erased.
- 3. The contents of the .EXO or .MCS file are downloaded into the Flash through the parallel port.
- 4. The CPLD is reprogrammed with a circuit that configures the FPGA with the contents of the Flash whenever power is applied to the XSA-200 Board. (This configuration loader is stored in the XSTOOLS\XSA\200\fcnfg.svf file.)


Once the Flash download is complete, you must set the DIP switches to select the Flash quadrant containing the FPGA bitstream (see the switch settings in the table above). The

FPGA will be configured with the bitstream in that quadrant whenever power is applied to the board. You can download multiple bitstreams to the Flash and use the switches to select the one to be loaded into the FPGA on power-up.

Multiple files can be stored in the Flash device just by dragging them into the Flash/EEPROM area, highlighting the files to be downloaded and clicking the Load button. (Note that anything previously stored in the Flash will be erased by each new download.) This is useful if you need to store information in the Flash in addition to the FPGA bitstream. Files are selected and de-selected for downloading just by clicking on their names in the Flash/EEPROM area. The address ranges of the data in each file should not overlap or this will corrupt the data stored in the Flash device!

You can also examine the contents of the Flash device by uploading it to the PC. To upload data from an address range in the Flash, type the upper and lower bounds of the range into the High Address and Low Address fields located below the Flash/EEPROM pane, and select the format for the uploaded data from the Upload Format pulldown list. Then click on the file icon and drag & drop it into any folder. This activates the following sequence of steps:

- 1. The CPLD and FPGA on the XSA-200 Board are reprogrammed to create an interface between the Flash device and the PC parallel port.
- 2. The Flash data between the high and low addresses (inclusive) is uploaded through the parallel port.
- 3. The uploaded data is stored in a file named FLSHUPLD with an extension that reflects the file format.



The uploaded data can be stored in the following formats:

MCS: Intel hexadecimal file format. This is the same format generated by the promgen utility with the –p mcs option.

HEX: Identical to MCS format.

- EXO-16: Motorola S-record format with 16-bit addresses (suitable for 64 KByte uploads only).
- EXO-24: Motorola S-record format with 24-bit addresses. This is the same format generated by the promgen utility with the –p exo option.
- EXO-32: Motorola S-record format with 32-bit addresses.
- XESS-16: XESS hexadecimal format with 16-bit addresses. (This is a simplified file format that does not use checksums.)
- XESS-24: XESS hexadecimal format with 24-bit addresses.
- XESS-32: XESS hexadecimal format with 32-bit addresses.

After the data is uploaded from the Flash, the default parallel port interface remains in the CPLD. You will need to reprogram the CPLD with the configuration loader bitstream in XSTOOLS\XSA\200\fcnfg.svf if you want the FPGA to be configured from Flash whenever power is applied.

#### **Downloading and Uploading Data to the SDRAM**


The XSA-200 Board contains a 256 Mbit, synchronous DRAM (16M x 16 SDRAM) whose contents can be downloaded and uploaded by GXSLOAD. This is useful for initializing the SDRAM with data for use by the FPGA and then reading the SDRAM contents after the FPGA has operated upon it. The SDRAM is loaded with data by dragging & dropping one or more .EXO, .MCS, .HEX, and/or .XES files into the RAM pane of the GXSLOAD window and then clicking on the Load button. This activates the following sequence of steps:

- The FPGA is reprogrammed to create an interface between the SDRAM and the PC parallel port. (This interface is stored in the XSTOOLS\XSA\200\ramintfc.bit bitstream file. The CPLD must have previously been loaded with the dwnldpar.svf file found in the same folder.)
- 2. The contents of the .EXO, .MCS, .HEX or .XES files are downloaded into the SDRAM through the parallel port. The data in the files will overwrite each other if their address ranges overlap.
- 3. If any file is highlighted in the FPGA/CPLD pane, then this bitstream is loaded into the FPGA or CPLD on the XSA-200 Board. Otherwise the FPGA remains configured as an interface between the PC and the SDRAM.

You can also examine the contents of the SDRAM device by uploading it to the PC. To upload data from an address range in the SDRAM, type the upper and lower bounds of the range into the High Address and Low Address fields below the RAM pane, and select the format for the uploaded data from the Upload Format pulldown list. Then click on the file icon and drag & drop it into any folder. This activates the following sequence of steps:

1. The FPGA is reprogrammed to create an interface between the SDRAM device and the PC parallel port.

- 2. The SDRAM data between the high and low addresses (inclusive) is uploaded through the parallel port.
- 3. The uploaded data is stored in a file named RAMUPLD with an extension that reflects the file format.



The 16-bit data words in the SDRAM are mapped into the eight-bit data format of the .HEX, .MCS, .EXO and .XES files using a Big Endian style. That is, the 16-bit word at location N in the SDRAM is stored in the eight-bit file with the upper eight bits at address 2N and the lower eight bits at address 2N+1. This byte-ordering applies for both RAM uploads and downloads.

# Programmer's Models

This section describes the various sections of the XSA-200 Board and shows how the I/O of the FPGA and CPLD are connected to the rest of the circuitry. The schematics which follow are less detailed so as to simplify the descriptions. For more information, you can find a table of FPGA and CPLD pin connections and detailed schematics at the end of this manual.

# **XSA-200 Board Organization**

The XSA-200 Board contains the following components:

FPGA: This is the main repository of programmable logic on the XSA-200 Board.

CPLD: This manages the interface between the PC parallel port and the rest of the XSA-200 Board. It can also configure the FPGA with a bitstream from Flash.

Oscillator: A fixed-frequency oscillator generates the master clock for the XSA-200 Board.

SDRAM: A 256 Mbit SDRAM provides volatile data storage accessible by the FPGA.

Flash: A 16 Mbit Flash device provides non-volatile storage for data and FPGA configuration bitstreams.

LED: A seven-segment LED allows visible feedback as the XSA-200 Board operates.

DIP switch: A four-position DIP switch passes settings to the XSA-200 Board and controls the upper address bits of the Flash device.


Pushbuttons: Two pushbuttons send momentary contact information to the FPGA.

PS/2 Port: A keyboard or mouse can interface to the XSA-200 Board through this port.

VGA Port: The XSA-200 Board can send signals to display graphics on a VGA monitor through this port.

Parallel Port: This is the main interface for passing configuration bitstreams and data to and from the XSA-200 Board.

Prototyping Header: Many of the FPGA I/O pins are connected to the 84 pins on the bottom of the XSA-200 Board that are meant to mate with solderless breadboards or an XST-2 Board.



• Figure 3: XSA-200 Board programmer's model.

# **Programmable logic: FPGA and CPLD**


The XSA-200 Board contains two programmable logic chips:

- A 200-Kgate XILINX Spartan-II FPGA in a 256-pin BGA package (XC2S200-5FG256) is the main repository of programmable logic on the XSA-200 Board.
- A XILINX XC9500XL CPLD (XC9572XL-10VQ64) is used to manage the configuration of the FPGA via the parallel port. In stand-alone mode, the CPLD also configures the FPGA with a bitstream from the Flash RAM.

# 100 MHz Fixed-Frequency Oscillator

An oscillator provides a fixed, 100 MHz clock signal to a dedicated clock input of the CPLD. From this clock, the CPLD generates two clock signals, CLKA and CLKB, that go to dedicated clock inputs of the FPGA. This allows the CPLD to control the FPGA clocks. By default, the CPLD outputs 100 MHz and 50 MHz clocks on CLKA and CLKB, respectively. The clock-divider circuit in the CPLD can be reprogrammed to send lower-frequency clocks to the FPGA if desired.


The CLKB signal also exits through a pin on the prototyping header, so it can be used as a clock for an external system connected to the XSA-200 Board. Or the external system can send a clock directly to the FPGA through the dedicated CLKC pin of the prototyping header.



### **Synchronous DRAM**

The XSA-200 Board incorporates a 16M x 16 SDRAM ( $\underline{\text{K4S561632ETC75}}$ ) that connects solely to the FPGA as shown below. Note that the clock signal is re-routed back to a dedicated clock input of the FPGA to compensate for clock delays to the SDRAM, thus allowing synchronization of the FPGA's internal operations with the SDRAM operations.

This <u>application note</u> describes an SDRAM controller that makes the SDRAM appear like a simple static RAM to the rest of the circuitry in the FPGA.




#### Flash RAM

The CPLD and FPGA connect to a 16 Mbit Flash RAM ( $\underline{S29AL016M10TAl020}$ ) that operates in either byte mode (2M x 8) or word mode (1M x 16). The CPLD uses the byte mode as it only has access to the lower eight bits of the Flash data bus, while the FPGA connects to the entire 16-bit data bus and can select either mode using the BYTE# control line.

The FPGA has access to the entire Flash address bus so it can read or write any location. For this reason, the FPGA is used to pass data between the parallel port and the Flash when GXSLOAD downloads/uploads files to/from the Flash. The CPLD, however, is not connected to the upper two address lines so it can only access a quadrant of the Flash. The quadrant is selected by two DIP switches connected to the upper address lines. On power-up in stand-alone mode, the CPLD configures the FPGA with a bitstream retrieved from the selected quadrant, so the DIP switches can be used to select between four

separate bitstreams stored in the Flash. (See the <u>application note</u> on the XSA Board Flash configuration circuit for more details on this.)


After power-up, any application circuit loaded into the FPGA can read and/or write the Flash. To avoid contention, the CPLD is programmed to release control of all Flash address/data/control lines whenever the FPGA lowers the Flash CE# line. When the Flash is disabled by raising CE#, the I/O lines connected to the Flash are available for general-purpose communication between the FPGA and the CPLD.




## **Seven-Segment LED**

The XSA-200 Board has a 7-segment LED digit for use by the FPGA or the CPLD. Segments of the LED glow when a logic-high level is applied to them.

The LED shares the same eight-bit data bus that interconnects the CPLD, the FPGA configuration port and the lower-byte of the Flash RAM data bus. The connections between the LED segments and the data bus are shown below. (We use two distinct labelings of the LED segments in our documentation and design examples, so we show the connections for both.)






#### **DIP Switches and Pushbuttons**

Four DIP switches are attached to the FPGA. When closed (ON), each switch pulls the connected pin of the FPGA to ground. The pin is pulled high through a resistor when the switch is open (OFF).

Two of the DIP switches also connect to the upper two bits of the Flash address bus. These DIP switches are used to select the Flash quadrant holding a bitstream that will be loaded into the FPGA by the CPLD on power-up.


The FPGA also connects to two pushbuttons. Each pushbutton applies a low level to its FPGA pin when pressed and a resistor pulls the pin to a high level when the pushbutton is released.

Small resistors are placed in series between the FPGA and the switches and pushbuttons to prevent damage if the FPGA tries to drive a pin that is being pulled low.



#### **PS/2 Port**


A PS/2 port provides the FPGA with an interface to either a keyboard or a mouse. The FPGA receives two signals from the PS/2 interface: a clock signal and a serial data stream that is synchronized with the falling edge of the clock. (For more details on using the PS/2 port and a simple circuit for receiving keystroke information from a keyboard, see this application note.)



#### **VGA Port**

The FPGA can generate a video signal for display on a VGA monitor. The FPGA outputs three bits each of red, green, and blue color information to a simple resistor-ladder DAC. This provides a palette of  $2^3 \times 2^3 \times 2^3 = 512$  colors. The outputs of the DAC are sent to the

RGB inputs of a VGA monitor. The FPGA also generates the horizontal and vertical sync pulses (HSYNC#, VSYNC#). (See this <u>application note</u> for more details on a simple circuit for generating VGA signals that displays an image stored in SDRAM.)




#### **Parallel Port**

The parallel port is the main interface for communicating between the XSA-200 Board and a PC. Control line C0 and status line S6 connect directly to the FPGA and can be used for bidirectional communication between the FPGA and PC. The CPLD handles the fifteen remaining active lines of the parallel port as follows.


Three of the parallel port control lines, C1–C3, connect to the JTAG pins through which the CPLD is programmed. The C1 control line clocks configuration data presented on the C3 line into the CPLD while the C2 signal steers the actions of the CPLD programming state machine. Meanwhile, information from the CPLD returns to the PC through status line S7.

The eight data lines, D0–D7, and the remaining three status lines, S3–S5, connect to general-purpose pins of the CPLD. The CPLD can be programmed to act as an interface between the FPGA and the parallel port. The CPLD connects to the FPGA configuration pins so it can pass bitstreams from the parallel port to the FPGA. The actual configuration data is presented to the FPGA on the same 8-bit bus that also connects to the Flash and seven-segment LED. The CPLD also drives the configuration pins (CCLK, PROGRAM#, CS#, and WR#) that sequence the loading of a bitstream into the FPGA. The CPLD can monitor the status of the bitstream download through the INIT#, DONE, and BSY/DOUT pins.

The CPLD also has access to the FPGA's JTAG pins: TCK, TMS, TDI, and TDO. The TMS, TDI, and TDO pins share the connections with the BSY/DOUT, CS#, and WR# pins. The CPLD can be programmed with an interface that allows configuration of the FPGA through the JTAG pins using the XILINX iMPACT software (see this application note for more details). Jumper J9 allows the connection of status pin S7 to the general-purpose CPLD pin that also drives status pin S5. This is required by the iMPACT software so it can check for the presence of the downloading cable.



After the FPGA is configured with a bitstream and the DONE pin goes high, the CPLD switches into a mode that connects the parallel port data and status pins to the FPGA. This lets the PC pass data to the FPGA over the parallel port data lines while receiving data from the FPGA over the status lines. The active connections between the FPGA, CPLD and the parallel port after configuration are shown below.




The FPGA sends data to the PC by driving logic levels onto the A0, A1 and A2 Flash address lines which pass through the CPLD and onto the parallel port status lines S3, S4 and S5, respectively. Conversely, the PC sends data to the FPGA on parallel port data lines D7–D0 and the data passes through the CPLD and ends up on the A15–A8 Flash address lines, respectively. The FPGA should never drive A15–A8 unless it is accessing the Flash, otherwise the CPLD and/or FPGA could be damaged. The CPLD can sense when the FPGA lowers the Flash CE# and it will release the Flash address lines so the FPGA can drive them without contention.

The CPLD also drives the decimal-point of the LED display (connected to Flash data line D1) to give a visual indication when the FPGA is configured with a valid bitstream. Unless it is accessing the Flash RAM, the FPGA should never drive Flash data line D1 to a low logic level or it may damage itself or the CPLD. But when the FPGA lowers the Flash CE#, the CPLD will stop driving the LED decimal-point to allow the FPGA access to data line D1 of the Flash.

For more details on how the CPLD manages the interface between the parallel port and the FPGA both before and after device configuration, see this application note.

# **Prototyping Header**

The pins of the FPGA are accessible through the 84-pin prototyping header on the underside of the XSA-200 Board. Pin 1 of the header (denoted by a square pad) is located in the middle of the left-hand edge of the board and the remaining 83 pins are arranged counter-clockwise around the periphery. The physical dimensions of the prototyping header and the pin arrangement are shown below.



A subset of the FPGA pins connects to the prototyping header. These pins are not connected to any of the other components on the XSA-200 Board so they are completely free to use for I/O operations with external systems without any restrictions.

The number of the FPGA pin connected to a given header pin is printed next to the header pin on the board. This makes it easier to find a given FPGA pin when you want to connect it to an external system.



# XSA-200 Pin Connections

The following tables list the pin numbers of the FPGA and CPLD along with the pin names of the other chips that they connect to on the XSA-200 Board and the XST-2.x Board.

Not Name   FPOA   CPLD   LEDs   Danton   SURAM   Fleat   Oct	Port Port VGA Port Header	LEDs				
Fig (CCK1)		3	Button SRAM	IDE Intfc.	Stereo Codec	Port
REGIONAL   60   10   10   10   10   10   10   10						
PRG (GCK1)	45 6					
BB (GCK2)   57   10   10   10   10   10   10   10   1	7					
CS (GCK2)   CS (GCK2)	1					
113   53 (TDO)   64   74   74   74   74   74   74   74	64					
C103   Sept   All						
Ditio						
Heat						
Mail						
A12   A5   A6						
H12						
E12						
Cie 39   A9						
E14 38						
D16   38						
F13   35						
G12   34   A13     G13   32   A14     G14   32   A15     H16   413   A16     H16   413   A17     H16   A13   A17     H17   A19   A17     H18   A19   A19     K14   K14   A12   D010     K14   L14   L12   D010     K14   A14   L12   D010     K14   A14   A2   D010     L16   A14   A3   D010     L16   A14   A4   D010     L16   A14   A4   A4     L17   A15   D02   D02     L16   A16   A16   A16     L16   A17   A16   A16     L16   A17   A16   A16     A18   A18   A19   A19     L16   A18   A19   A10     A18   A19   A10     A19   A10   A10     A10   A10   A10     A10   A10   A10     A11   A10   A10     A12   A12   A12     A13   A14   A10     A14   A10     A15   A16   A10     A16   A10   A10     A16   A10   A10     A17   A18   A10     A18   A10   A10     A19   A10   A10     A10   A10   A10     A10   A10   A10     A10   A10   A10     A11   A10   A10     A12   A10   A10     A14   A10     A15   A10   A10     A15   A10   A10     A16   A10   A10     A17   A10   A10     A18   A10   A10     A10   A10   A10     A1						
Coli						
HIGH 13 AND						
M10   M11   M11						
M10   M10						
Fit   Fit						
K12   K12   DQ8						
L15						
K13						
K14   K14   K14   K15   D012     K15   K16   D013     K16   M15   1   D013     J14   12   D013     J14   12   D013     J15   J1   CE#   CE#     L14   2   CE#   CE#     L14   C12   CE#   CE#     L14   C12   CE#   CE#     D12   42   CE#   CE#     D14 (D1ND0)   4   LED-C(S1)   D00     E16 (D1)   5   LED-DP   D01     E16 (D2)   6   LED-DP   D02     L16 (D3)   7   LED-C(S1)   D02     L16 (D4)   8   LED-C(S2)   D03     L16 (D4)   8   LED-C(S2)   D03     M16 (D5)   10   LED-C(S2)   D03     M16 (D6)   10   LED-C(S2)   D03     M16 (D7)   11   LED-C(S2)   D03     M16 (D8)   10   LED-						
Ki14   Ki14   Color   Color						
K15						
M15						
Jife   1						
M15						
L14						
# A14 D12 D13 A14 D13 A14 D15						
## D12 D15 (CCLK)						
D15 (CCLK)						
D14 (DIN/DO)						
D14 (DINIDO)						
E16 (D1)						
F15 (D2)						
G16 (D3)						
M16 (D4)						
M16 (D5)						
N						
R14 (DONE)						
SY C16 (DOUT/BUSY) 51  N15 (INIT#) 61  P16 (PROGRAM#) 62  C4 (TCK) 52  A15 (TDI) 52  B14 (TDO) 56  D3 (TMS) 51  C13 (WRITE#) 56  H15  30 (TCK)  29 (TMS)						
N15 (INIT#) 61   61   62   62   62   62   62   63   64   62   64   62   64   65   64   65   64   64   65   64   64						
P15 (PROGRAM#) 62						
C47 (TCK) 58 A15 (TDI) 52 A16 (TDO) 56 B3 (TMS) 51 C13 (WRITE#) 56 H15 30 (TCK) 29 (TMS)	99		PUSHB1			
A15 (TD)) 52 B14 (TDO) 56 B14 (TDO) 56 C13 (WRITE#) 56 H15 30 (TCK) 29 (TMS)	16					
H15 30 (TCK)  B14 (TDO) 56  C13 (WRITE#) 56  H15 30 (TCK)  29 (TMS)	15					
D3 (WRITE#) 56   OUT	300					
H15 30 (TCK) 29 (TMS)						
H15 0UT OUT OUT OUT 29 (TMS)	27					
H15 30 (TCK) 29 (TMS)	70					
30 (TCK) 29 (TMS)						
29 (TMS)						
28 (TDI)						
31						
25						
24						

Con	Connections Between the FPGA, CPLD and	tween the	FPGA, 0	PLD and o	other Con	ther Components on the XSA-200 Board	on the	<b>KSA-200</b>	Board				and the	and the XST-2.x Board	Board		
Net Name	FPGA	CPLD	LEDs	Switch /	SDRAM	Flash	Osc	Parallel F	PS/2 Port VGA Port	rt Proto. Header	LEDs	Switch	SRAM	IDE Intfc.	Stereo	nsB	Serial
PP-D4		22						D4									5
PP-D5		20						D2									
PP-D6		19						90									
PP-U/		18						20									
PP-84		16						S 8									
PP-S5		15						SS									
PP-S6	013							.S. 52									
PS2-CLK	F4							5	OLK PL								
PS2-DATA	Ε1								DATA								
	4 1				A0												
SDRAM-A2	- ZZ				A2												
	M4				A3												
	T5				<b>A4</b>												
	9N				A5												
	Mb				Ab A7												
SDRAM-A8	S 2				A8												
	F .				A9												
	F3				A10												
SDRAM-A11	M3				A11												
	M2				A12												
SUKAM-BAU	2 5				BA0												
	3 5				000												
	5 5				DQ1												
	F5				DQ2												
	10				DQ3												
	F3				DQ4												
	F2				DQ5												
	- 63				000												
	G4				DQ8												
SDRAM-D9	G5				DØ9												
	E2				DQ10												
	E4				1200												
	A2				DQ13												
	D5				DQ14												
SDRAM-D15	C5				DQ15												
	2 2				SKE												
SDRAM-CLK	NR (GCKO)				Z Z												
H	J3				#SO												
	H3				CAS#												
41	72				RAS#												
SDRAM-LDOM	5 6				WE#												
	Ξ				UDOM												
	R11			SW1-3													
	N IO			SW2													
	D2			SW3													
	H :								BLUE0								
	. X3								BLUE1								
	F2								GREEN	C							
VGA-GREEN1	K5						П		GREEN1	-							
	Z :								GREEN	2							
	J. M								REDO								
	T2								RED2								
VGA-HSYNC#	K4								#SANC#	#							
VGA-VSYNC#	Σ.								VSYNC								
PROTO3	A/ B7										1 FD1-D			DE-DAO			
PROTO4	C7									0 4	LED1-C		RAM-A3	IDE-DAS			
PROT05	A6											DIPSW5		DE-DA1			

Net Name	FPGA	2	Ę	Switch/	SDRAM	Flach	Č	-	PS/2 Port VG	VGA Port	_	FDs	-	SRAM	IDE Inff	Stereo	ay:	Serie
Met Name	45 L	3	S	Buttons	OC CANA	L G	3				Header	+	Button			Codec	950	Port
PROTO6	D2										9	LED1-E		#U V V V	A	JDIO-SDTO		
10,	B0										~ α			# □ 				RS232-RT
109	i 93												DIPSW6			AUDIO-MCLK		
TO10	A5										10 BAF	BARLED8		RAM-D2 ID	IDE-D7			
T012	B2										12							
TO14	D6										14							
TO18	B4										18						_	RS232-TD
TO19	E6										19					Ď	USB-SCL	
ТО20	A3										20					Ď.	SB-SDA	
T021	B3										21			1				
TO23	P5										23				IDE-DIOR#			
1024 1025	4-										47			2	#\O\O\-\			
1025	C Y										67							
020	M7										27							
1028 1028	RG										280							
020	N2										29							
-031	Te Te										33							
-032	P 7										32							
-033	P7										33							
033	T14										25							
100	111											ם אם ו בחגם	\Q	CI NAC	20			
600	- 6												2	Т	-D4			
030	o L										37	בַּ בַ	FUSHB4					
200	<u> </u>														50			
PROTOSO	<u> </u>											DARLED4	2 2	RAINI-D4	20-03			
039	2 2											ALEDS	2 6		20-0			
PROTO40	2 2											BARLEDZ	\$ 6		IDE-D1			
041	6N											BARLED1	\$		E-D0			
PROT042	110										42							
543	K10										43							
044	017											0						
045	111										45 10	LEDZ-DP	≸	KAM-A1	IDE-DMACK#			
219	71-0										40							
PROTO47	K1Z										74/							
95	N1-										40							
25	5 5											9	Č					
050	P12											LEDZ-6	2 0	DAM A10	בי ב		#LIVE GOL	
000	277											7-7-	5	2		5	± 100	
PROTO56	N12										56 FF	29-C	RA	M-A11			USB-SUSPEND	S
057	72											0-20	PA	M-A0 ID	E-INTRO	5		
050	115											77.6	2 0	BAM-A8	80-14			
PROTO59	R16											I FD2-D	RA	M-A13 ID	IDE-D10			
000	M43											V CUL	0	DAM A15	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
000	M13											4-70	2 2					
190	7 2										10	Ċ	240000	RAIN-OF# IDE-D8	27 2			
790	L12										70	5		#U-M	F-Ö-7			
000	<u>+</u>										200							
990	777											סגמו ומעם			~	אסם ו סומו וע		
000	1 2											2010			Ž	JUIO-LIRO		
/90	F10										/9	ž	PUSHB2	2	- H			
000	615										00 00			2 ∟	#			
690	614										69	를	UIPSW1		:	_		
070	F16														A	AUDIO-SDII		
071	F14											BARLED9	₽	RAM-A16 ID	IDE-IORDY			
.072	F12										72							
.073	B16										73							
-074	E11										74							
-075	D11										75							
920-	E10										92							
1077	B10											$\overline{}$	DIPSW4			AUDIO-SCLK		
PROTO78	A10													M-A14 ID	IDE-D12			
PROTO79	60											LED1-B	Æ	M-A12 ID	E-D13			
.080	B9											RED7	Æ	M-D0	IDE-D6		Ľ	<b>3</b> 232
1081	A9											BARLED6	₽	M-D1	IDE-D5		<u> </u>	RS232-CT
PROT082	A8											71-F	₹	M-A7 ID	E-CS0#			
-083	٥																	
2001001	3										83 LEC	LED1-A	\$	RAM-A6 ID	IDE-CS1#			





# **XSA-200 Schematics**

The following pages show the detailed schematics for the XSA-200 Board.

### U1 XC2S200-5FG256C

```
GND A1 GND8A1 SDRAM-D13 A2 I/O8A2
                                               PROTO20 A3 IO_VREF_08A3 PROTO14 A1 I/08A4
                                                                                           PROT010 __A5_I/00A5
                                                                                                                  PROTO5 __A6__I/08A6
SDRAM-D12 B1 IO_UREF_7881 GND B2 GND882
                                              PROTO21 B3 I/08B3 PROTO18 B4 IO_VREF_08B4 PROTO12 B5 I/08B5
                                                                                                                  PROTO7 __B6__I/08B6
                                                                                        SDRAM-D15 __C5_I/00C5
 SDRAM-D1 C1 IO_UREF_78C15DRAM-D0 C2 I/08C2
                                                +2.5U C3 VCCINT@C3 FPGA-TCK C4 TCK
                                                                                                                  PROTO9 __C6__IO_UREF_08C6
 FPGA-TMS D3_TMS
                                                                     +2.5U D4 VCCINTED4 SDRAM-D14 D5 I/08D5
                                                                                                                  PROTO13 <u>D6</u> I/08D6
 PS2-DATA El I/08E1 SDRAM-D10 E2 I/08E2
                                                SW2 E3 I/OSE3 SDRAM-D11 E4 I/OSE4
                                                                                            +2.5V E5 VCCINTRE5
                                                                                                                 PROT019 __E6__I/08E6
                                                                                                                    GND F6 GND@F6
 SDRAM-D6 F1 I/O8F1
                     SDRAM-D5 _F2_I/00F2
                                              SDRAM-D4 F3 I/08F3
                                                                  PS2-CLK _F4_I/08F4
                                                                                          SDRAM-D2 <u>F5</u> I/08F5
                                                                                                                    GND G6 GND@G6
SDRAM-WE# 61 IO_IRDY@GISDRAM-LDQM 62 I/0@G2
                                             SDRAM-D7 63 I/08G3
                                                                   SDRAM-D8 __G4 _I/08G4
                                                                                          SDRAM-D9 _G5_I/00G5
                                                                                             +3.3V <u>H5</u> VCCO_78H5
                                                                                                                   +3.3U _H6_UCCO_78H6
SDRAM-UDQM H1 I/O8H1 UGA-GREENØ H2 I/O8H2
                                            SDRAM-CAS# H3 IO_UREF_78H@A-BLUE0 H4 I/O8H4
 UGA-REDO J1 I/O8J1 SDRAM-RAS# J2 IO_TRDY8J2SDRAM-CS# J3 IO_UREF_68&BRAM-CLK J4 I/O8J4
                                                                                             +3,3U <u>J5</u> VCCO_60J5
                                                                                                                   +3.3U <u>J6</u> VCCO_60J6
UGA-USYNC# <u>K1</u> I/O8K1 SDRAM-BAØ <u>K2</u> I/O8K2 UGA-BLUE1 <u>K3</u> I/O8K3 UGA-HSYNC# <u>K1</u> I/O8K4 UGA-GREENI <u>K5</u> I/O8K5
                                                                                                                    GND K6 GND8K6
SDRAM-CKE L1 I/OBL1 SDRAM-BA1 L2 I/OBL2
                                             SDRAM-A10 L3 I/O8L3 SDRAM-A0 L4 I/O8L4
                                                                                        UGA-BLUE2 L5 I/OBL5
                                                                                                                    GND L6_GND@L6
                                             SDRAM-A11 __M3_I/08M3
 VGA-RED1 M1 IO_VREF_68%DRAM-A12 M2 I/O8M2
                                                                   SDRAM-A3 __M4_I/00M4
                                                                                            +2.5V M5 UCCINTEM5 SDRAM-A6 M6 I/08M6
                                                                                                                SDRAM-A5 N6 I/08N6
 SDRAM-A1 N1 IO_VREF_68N&DRAM-A2 N2 IO_VREF_68N2
                                                 GND N3 MØ
                                                                       +2.5U N4 UCCINTEN4 SDRAM-A8 N5 I/OEN5
                                                                            P4_NC8P4
                                                                                           PROTO23 P5 I/08P5
 SDPAM-A9 P1 I/08P1
                         +3.3U P2 M1
                                                +2.5U P3 UCCINTEP3
                                                                                                                 PPNTN26 _P6_I/08P6
UGA-GREEN2 R1 I/08R1
                           GND R2 GND@R2
                                                 GND __R3__M2_
                                                                             R4_NC@R4
                                                                                           PROT025 R5 IO_UREF_50R5 PROT028 R6 I/00R6
                                                                                                                 PROTO31 __T6__I/08T6
                     VGA-RED2 T2 IO_VREF_50TCDRAM-A7 T3 I/00T3
                                                                     GND T1 GND@T1
   PROTO1 A7 I/08A7
                                                                                          FLASH-A3 A11 I/OBA11
                       PROTO82 __A8_I/OBA8
                                               PROTO81 _A9 I/08A9
                                                                    PROTO78 A10 I/OBA10
                                                                                                                FLASH-A6 A12 I/08A12
                                                                                                               FLASH-A7 B12 I/08B12
   PROTO3 B7 IO_VREF_00B7 CLKB B8 GCK3
                                               PROT080 B9 I0_VREF_1889 PROT077 B10 I/08810
                                                                                          FLASH-A4 B11 I/08B11
   PROTO4 <u>C7</u> I/08C7
                      PROTO83 <u>C8</u> I/O@C8
                                                CLKC C9 GCK2
                                                                   FLASH-A1 C10 I/08C10
                                                                                          FLASH-A5 C11 IO_VREF_18C1ASH-RDY C12 I/O8C12
   DDULL _D2_I/08D2
                        PROTO84 __D8_I/08D8
                                               DD0T079 <u>D9</u> I/08D9
                                                                   FLASH-A2 D10 I/08D10
                                                                                          DDOTOZE D11 I/08D11 FLASH-UF# D12 I/08D12
   PROTO8 E7 I/08E7
                          +3.3V E8 VCC0_00E8
                                                +3.3U E9 UCCO_18E9 PROTO76 E10 I/08E10
                                                                                           PROT074 E11 IO_VREF_18E11 +2.5V E12 VCCINT8E12
     GND F7 GND@F7
                          +3.3U _F8_UCCO_00F8
                                                                                              GND <u>F11</u> GND@F11 PROTO72 <u>F12</u> I/O@F12
                                                +3_3U _F9_UCCO_10F9
                                                                        GND F10 GND8F10
     GND G7 GND8G7
                           GND 68 GND@G8
                                                 GND 69 GND@G9
                                                                        GND G10 GND@G10
                                                                                              GND G11 GND@G11 FLASH-A14 G12 I/O@G12
      GND HZ GND8HZ
                           GND H8 GND@H8
                                                 GND H9 GND@H9
                                                                        GND H10 GND@H10
                                                                                             +3.3U H11 VCC0_28H11 +3.3U H12 VCC0_28H12
      GND J7 GND8J7
                           GND J8 GND@J8
                                                 GND J9 GND@J9
                                                                        GND J10 GND8J10
                                                                                            +3.3U J11 VCC0_38J11 +3.3U J12 VCC0_38J12
                           GND K8 GND8K8
      GND K7 GND@K7
                                                  GND K9 GND8K9
                                                                        GND K10 GND8K10
                                                                                              GND K11 GND8K11 FLASH-D8 K12 I/08K12
                                                +3.3U <u>L9</u> UCCO_40L9
      GND L7 GNDRL7
                          +3.3V <u>L8</u>VCC0_5@L8
                                                                        GND L10 GND@L10
                                                                                              GND L11 GND@L11
                                                                                                                PR0T062 <u>L12</u> I/08L12
                          +3.3V M8_VCC0_58M8
                                                                                           PROT053 M11 I/08M11
  PROTO27 __M7_I/08M7
                                                +3.3U M9 UCCO_48M9 FLASH-A18 M10 I/08M10
                                                                                                                  +2.50 M12 VCCINTEM12
  PROT029 <u>N7</u> I/08N7
                      SDRAM-CLK NB GCK0
                                               PROTO41 N9 I/08N9
                                                                       SW1-4 N10 I/08N10
                                                                                           PROTO48 N11 I/08N11
                                                                                                                 PROT056 N12 I/08N12
                       PROTO36 _P8_IO_VREF_58P8PROTO40 _P9_IO_VREF_48P9PROT044 _P10_I/08P10
  PPNTN32 P7 I/08P7
                                                                                         FI ASH-A19 P11 I/08P11
                                                                                                                 PROTOSO P12 I/08P12
                          CLKA R8 GCK1
  PROTO33 __R7_I/08R7
                                               PROTO39 R9 I/08R9
                                                                     PROT043 R10 I/08R10
                                                                                             SW1-3 R11 I/OBR11
                                                                                                                 PROT047 R12 I/08R12
  PROTO37 T8 I/00T8
                                               PROT038 __T9_I/00T9
                                                                    PROT042 T10 I/08T10
                                                                                           PROT045 __TI1 __IO_UREF_48T11PROT046 __TI2 __IO_UREF_48T12
FLASH-A17 A13 I/OBA13 FLASH-RESET# A14 IO_VREF_18A1FDGA-TDI A15 TDI
                                                                        CND A16 GND#A16
 FPGA-CS# B13 IO_CS
                                                 GND B15 GND@B15
                      FPGA-TDO B14 TDO
                                                                    PROT073 B16 I/08B16
 FPGA-WR# C13 IO_WRITE
                       +2.5V C14_VCCINTPOGA-DOUT-BSY C15_IO_DOUT_BUSYLASH-A9 C16_I/08C16
                                                                                                                1<u>8</u> FPGA-TD0
    +2.5U D13 UCCINTEDISDGA-DIN-D0 D14 IO_DIN_D0 FPGA-CCLK D15 CCLK FLASH-A11 D16 I/08D16
                                                                                                     FPGA-UR#
                                                                                                                FPGA-TDI
 FLASH-A8 E13 IO_UREF_28F13ASH-A10 E14 I/08E14 FLASH-A13 E15 I/08E15
                                                                   FPGA-D1 <u>E16</u> IO_D1
                                                                                                     FPGA-CS# .
                                                                                                 FPGA-DOUT-BSY
                                                                                                                      FPGA-TMS
 FLASH-A12 F13 IO_UREF_28F1$PROTO71 F14 IO_UREF_28F1$PGA-D2 F15 IO_D2
                                                                    PROTOZØ <u>F16</u> I/08F16
                                                                                                                14C 470
 FLASH-A15 613 I/08G13
                       PROTO69 G14 I/08G14 PROTO68 G15 I/08G15
                                                                    FPGA-D3 G16 IO_D3
                                                                   FLASH-A16 H16 IO_IRDY8H16
  PROT067 H13 IO_UREF_28H13PROT066 H14 I/08H14
                                               pp-C0 <u>H15</u> I/08H15
                                                                                                       +3.3U = R12 FPGA-PROG#
   FLASH-D10 <u>K13</u> I/O8K13 FLASH-D12 <u>K14</u> I/O8K14 FLASH-D13 <u>K15</u> I/O8K15 FLASH-D14 <u>K16</u> IO_VREF_38K16
                                                                                                       +3.3V -R13 FPGA-INIT#
 FLASH-A0 L13 IO_VREF_38F13ASH-OF# L14 IO_VREF_38LF1ASH-D9 L15 I/08L15
                                                                   FLASH-D11 L16 I/OBL16
  PROT060 M13 IO_UREF_38M13PROT063 M14 I/O8M14 FLASH-CE# M15 I/O8M15
                                                                    FPGA-D5 <u>M16</u> IO_D5
                                                                                                       +3.3V R8 FPGA-DONE
    +2.5V N13 VCCINTEN13 FPGA-D7 N14 IO_D7 FPGA-INIT# N15 IO_INIT
                                                                     FPGA-D6 N16 IO_D6
  PROTO57 P13 I/08P13
                        +2.5V P14 VCCINT8P1 PGA-PROG# P15 PROGRAM
                                                                    PROTO61 P16 I/08P16
  PROTO51 R13 IO_UREF_48R16A-DONE R14 DONE
                                               GND R15 GND@R15
                                                                    PROT059 R16 I/08R16
  PROT049 T13 I/08T13 PROT034 T14 I/08T14
                                              PR0T058 T15 I/08T15
                                                                        GND T16 GND@T16
```





FPGA		
TITLE: xsa-200		
Document Number:		REV:
Date: 7/20/2004 11:12:22a	Sheet: 1	/10

