



XSA-200 Board V1.3 User Manual

How to install, test, and use
your new XSA-200 Board

Copyright © 2001-2005 by X Engineering Software Systems Corporation.

All XS-prefix product designations are trademarks of XESS Corp.

All XC-prefix product designations are trademarks of XILINX.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of the publisher. Printed in the United States of America.



Table of Contents

Table of Contents	2
Preliminaries	4
Getting Help!	4
Take notice!!	4
Packing List	5
Installation	6
Installing the XSTOOLS Utilities and Documentation	6
Applying Power to Your XSA-200 Board	6
Using a 9V DC wall-mount power supply	6
Powering Through the PS/2 Connector	6
Solderless Protoboard Installation	7
Connecting a PC to Your XSA-200 Board	8
Connecting a VGA Monitor to Your XSA-200 Board	8
Connecting a Mouse or Keyboard to Your XSA-200 Board	9
Inserting the XSA-200 Board into an XStend Board	9
Setting the Jumpers on Your XSA-200 Board	10
Testing Your XSA-200 Board	10
Setting the XSA-200 Board Clock Oscillator Frequency	11
Programming	12
Downloading Bitstreams into the FPGA and CPLD	12
Downloading Using GXSLD	12
Downloading Using Xilinx iMPACT	14
Storing Non-Volatile Bitstreams in the Flash	15
Downloading and Uploading Data to the SDRAM	17
Programmer's Models	19

XSA-200 Board Organization	19
Programmable logic: FPGA and CPLD	20
100 MHz Fixed-Frequency Oscillator.....	21
Synchronous DRAM	22
Flash RAM.....	22
Seven-Segment LED	24
DIP Switches and Pushbuttons.....	24
PS/2 Port.....	25
VGA Port.....	25
Parallel Port	26
Prototyping Header	29
XSA-200 Pin Connections.....	30
XSA-200 Schematics	31

1

Preliminaries

Getting Help!

Here are some places to get help if you encounter problems:

- If you can't get the XSA-200 Board hardware to work, send an e-mail message describing your problem to help@xess.com or submit a problem report at <http://www.xess.com/help.html>. Our web site also has
 - [answers to frequently-asked-questions](#),
 - [example designs, application notes and tutorials for the XS Boards](#),
 - [a place to sign-up for our email forum](#) where you can post questions to other XS Board users.
- If you can't get your XILINX WebPACK software tools installed properly, send an e-mail message describing your problem to hotline@XILINX.com or check their web site at <http://www.xilinx.com/support/support.htm>.
- If you need help using the WebPACK software to create designs for your XSA-200 Board, then check out this [tutorial](#).

Take notice!!

- The XSA-200 Board requires an external power supply to operate! It does not draw power through the downloading cable from the PC parallel port.
- If you are connecting a 9V DC power supply to your XSA-200 Board, please make sure the center terminal of the plug is positive and the outer sleeve is negative.
- Do not power your XSA-200 Board with a battery! This will not provide enough current to insure reliable operation of the XSA-200 Board.

Packing List

Here is what you should have received in your package:

- an XSA-200 Board;
- a 6' cable with a 25-pin male connector on each end;
- an XSTOOLS CDROM with software utilities and documentation for using the XSA-200 Board.

2

Installation

Installing the XSTOOLS Utilities and Documentation

XILINX currently provides the WebPACK tools for programming their CPLDs and Spartan-series FPGAs. The XESS CDROM contains a version of WebPACK that will generate bitstream configuration files compatible with your XSA-200 Board. You can also [download](#) the most current version of the WebPACK tools from the XILINX website.

In addition, XESS Corp. provides the XSTOOLS utilities for interfacing a PC to your XSA-200 Board. These utilities should be installed automatically when you insert the XSTOOLS CDROM into your CDROM drive. If not, then manually run the SETUP.EXE installation program on the CDROM.

Applying Power to Your XSA-200 Board

You can use your XSA-200 Board in three ways, distinguished by the method you use to apply power to the board. **Only use one of these methods to power your XSA-200 Board!** Supplying power from multiple sources can damage the board and/or power supplies.

Using a 9V DC wall-mount power supply

You can use your XSA-200 Board all by itself to experiment with logic designs. Just place the XSA-200 Board on a non-conducting surface as shown in Figure 1. Then apply power to the XSA-200 Board from a 9V DC wall-mount power supply with a 2.1 mm female, center-positive plug. (See Figure 2 for the location of the 9V DC power jack on your XSA-200 Board.) The on-board voltage regulation circuitry will create the voltages required by the rest of the XSA-200 Board circuitry. **Be careful!! The voltage regulators on the XSA-200 Board can become hot.** Attach a heat sink to them if necessary.

Powering Through the PS/2 Connector


You can use your XSA-200 Board with a laptop PC by connecting a PS/2 male-to-male cable between the PS/2 ports of the laptop and the board. The on-board voltage regulation circuitry will create the voltages required by the rest of the XSA-200 Board circuitry. **Many PS/2 ports cannot supply more than 0.5A so large, high-frequency FPGA designs may not work when using this power source!**

Solderless Protoboard Installation


The two rows of pins from your XSA-200 Board can be plugged into a solderless protoboard with holes spaced at 0.1" intervals. (One of the A.C.E. protoboards from 3M is a good choice.) Once plugged in, many of the pins of the FPGA are accessible to other circuits on the protoboard. (The labels printed next to the rows of pins on your XSA-200 Board correspond to the pin numbers of the FPGA.) Power can still be supplied to your XSA-200 Board though the 9V DC jack, or power can be applied directly through several pins on the underside of the board. Just connect +5V, +3.3V, +2.5V and ground to the pins of your XSA-200 Board listed in Table 1. (Remove the shunt on jumper J2 if you supply +2.5V from an external source.)

• Table 1: Power supply pins for the XSA-200 Board.

Voltage	Pin	Note
+5V	2	This pin is labeled "+5V".
+3.3V	54	This pin is labeled "+3.3V".
+2.5V	22	This pin is labeled "+2.5V".
GND	52	This pin is labeled "GND".



• Figure 1: External connections to the XSA-200 Board.



• Figure 2: Arrangement of components on the XSA-200 Board.

Connecting a PC to Your XSA-200 Board

The 6' DB25 male-to-male cable included with your XSA-200 Board connects it to a PC. One end of the cable attaches to the parallel port on the PC and the other connects to the female DB-25 connector at the top of the XSA-200 Board as shown in Figure 1.

Connecting a VGA Monitor to Your XSA-200 Board


You can display images on a VGA monitor by connecting it to the VGA port at the bottom of your XSA-200 Board (see Figure 1). You will have to create a VGA display circuit for your XSA-200 Board to actually display an image. See [this section](#) for details on the VGA port circuitry and creating a VGA display circuit.

Connecting a Mouse or Keyboard to Your XSA-200 Board

You can accept inputs from a keyboard or mouse by connecting it to the PS/2 port at the bottom of your XSA-200 Board (see Figure 1). You will have to create a keyboard or mouse interface circuit to actually receive information on keystrokes or mouse movements. See [this section](#) for details on the PS/2 port circuitry and creating a keyboard interface.

Inserting the XSA-200 Board into an XStend Board

If you have the optional XST-2.x Board, then the XSA-200 Board is inserted as shown below. Refer to the XST-2.x Board Manual for more details.



Setting the Jumpers on Your XSA-200 Board

The default jumper settings shown in Table 2 configure your XSA-200 Board for use in a logic design environment. You will need to change the jumper settings only if you are:

- downloading FPGA bitstreams to your XSA-200 Board using the XILINX iMPACT software;
- changing the power sources for the XSA-200 supply voltages.

• Table 2: Jumper settings for XSA-200 Boards.


Jumper	Setting	Purpose
J2	On (default)	A shunt should be installed if the +2.5V supply voltage is derived from the +3.3V supply.
	Off	The shunt should be removed if the +2.5V supply voltage is applied from an external source through pin 22 of the XSA-200 Board (labeled "+2.5V" at the lower right-hand corner of the board).
J9	1-2 (XI)	The shunt should be installed on pins 1 and 2 (XI) if the XSA-200 Board is to be downloaded using the XILINX iMPACT software.
	2-3 (XS) (default)	The shunt should be installed on pins 2 and 3 (XS) if the XSA-200 Board is to be downloaded using the XESS GXSLD software.
J10	N/A	This is a header that provides access to the +5V and GND references on the board. No shunt should be placed on this header.

Testing Your XSA-200 Board

Once your XSA-200 Board is installed and the jumpers are in their default configuration, you can test the board using the GUI-based GXSTEST utility as follows.



You start GXSTEST by clicking on the GXSTEST icon placed on the desktop during the XSTOOLS installation. This brings up the window shown below.



Next you select the parallel port that your XSA-200 Board is connected to from the Port pulldown list. GXSTEST starts with parallel port LPT1 as the default, but you can also select LPT2 or LPT3 depending upon the configuration of your PC.

After selecting the parallel port, pick the XSA-200 item in the Board Type pulldown list. Then click on the TEST button to start the testing procedure. GXSTEST will configure the FPGA to perform a test procedure on your XSA-200 Board. Within thirty seconds you will see a O displayed on the LED digit if the test completes successfully. Otherwise an E will

be displayed if the test fails. A status window will also appear on your PC screen informing you of the success or failure of the test.

If your XSA-200 Board fails the test, you will be shown a checklist of common causes for failure. If none of these causes applies to your situation, then try some of the solutions listed in the XSTOOLS\README.TXT file. If you cannot get your board to pass the test even after taking these steps, then contact XESS Corp for further assistance.

As a result of testing the XSA-200 Board, the CPLD is programmed with the standard parallel port interface found in the XSTOOLS\XSA\200\dwlnldpar.svf bitstream file. This is the interface that should be loaded into the CPLD when you want to use it with the GXSLOAD utility.

Setting the XSA-200 Board Clock Oscillator Frequency

Unlike previous versions of the XSA Board, your XSA-200 Board has a fixed-frequency oscillator of 100 MHz. The GXSETCLK utility cannot be used to change the frequency of the clock sent to the FPGA and CPLD. You can lower the clock frequency by placing a clock-divider circuit in the FPGA or CPLD. See the [section on the XSA-200 Board clock circuitry](#) for more details.

3

Programming

This section will show you how to download logic designs into the FPGA and CPLD of your XSA-200 Board and how to download and upload data to and from the SDRAM and Flash devices on the board.


Downloading Bitstreams into the FPGA and CPLD

Downloading Using GXSLD


As you develop and test a logic design, you will usually connect the XSA-200 Board to the parallel port of a PC and download the configuration bitstream each time you make changes. You can download a bitstream into your XSA-200 Board using the GXSLD utility.




You start GXSLD by clicking on the GXSLD icon placed on the desktop during the XSTOOLS installation. This brings up the window shown below. Select the XSA-200 Board and the parallel port to which it is connected as indicated below.




Now you can download bitstream files to the FPGA or CPLD simply by dragging them from their folder and dropping them into the FPGA/CPLD pane of the GXSLOAD window as shown below.




Once you drop the file, the highlighted file name appears in the FPGA/CPLD pane and the Load button in the GXSLOAD window is enabled. Clicking on the Load button will begin sending the bitstream in the file to the XSA-200 Board through the parallel port connection. .BIT files contain configuration bitstreams that are loaded into the FPGA while .SVF files will go to the CPLD. GXSLOAD will reject any non-downloadable files (ones with a suffix other than .BIT or .SVF). During the downloading process, GXSLOAD will display the name of the file and the progress of the current download.



You can drag & drop multiple files into the FPGA/CPLD area. Clicking your mouse on a filename will highlight the name and select it for downloading. Only one file at a time can be selected for downloading.



Double-clicking the highlighted file will deselect it so no file will be downloaded. Doing this disables the Load button.



Downloading Using Xilinx iMPACT

You can use the Xilinx iMPACT software to download bitstreams to the XSA-200 Board. The iMPACT programming tool downloads bitstreams through the JTAG interface of the FPGA so we need to change the parallel port interface by reprogramming the CPLD. Drag & drop the p3jtag.svf file from the XSTOOLS\XSA200 folder into the FPGA/CPLD pane of the GXSLOAD window. Then click on the Load button and the CPLD will be reprogrammed in less than a minute. Then move the shunt on jumper J9 from the XS to the XI position. At this point you can start iMPACT and it will believe it is connected to the

XSA-200 Board through a Xilinx Parallel Cable III in boundary-scan mode. Follow the instructions for iMPACT to download bitstreams to the FPGA.

Note that the CPLD only needs to be reprogrammed once to support iMPACT because it retains its configuration even when power is removed from the board. (If you want to go back to using the GXSLOAD programming utility, just must move the shunt on J9 back to the XS position and download the XSTOOLS\XSA\200\dwlnldpar.svf file into the CPLD.)

Storing Non-Volatile Bitstreams in the Flash

The FPGA on the XSA-200 Board stores its configuration in an on-chip SRAM which is erased whenever power is removed. Once your design is finished, you may want to store the bitstream in the 16 Mbit Flash device on the XSA-200 Board from which the FPGA will be configured each time power is applied.

The Flash is partitioned into four quadrants, each of which can hold a bitstream for the FPGA. Before a bitstream can be downloaded into a quadrant of the Flash, the .BIT file must be converted into an .EXO or .MCS format using one of the following commands:

Quadrant	Address Range	Conversion Command	DIP Switch Setting	
			SW1-1	SW1-2
0	0x000000 – 0x07FFFF	promgen -u 0 file.bit -p exo -w promgen -u 0 file.bit -p mcs -w	ON	ON
1	0x080000 – 0x0FFFFFFF	promgen -u 80000 file.bit -p exo -w promgen -u 80000 file.bit -p mcs -w	ON	OFF
2	0x100000 – 0x17FFFF	promgen -u 100000 file.bit -p exo -w promgen -u 100000 file.bit -p mcs -w	OFF	ON
3	0x180000 – 0x1FFFFFFF	promgen -u 180000 file.bit -p exo -w promgen -u 180000 file.bit -p mcs -w	OFF	OFF

In the commands shown above, the bitstream in file.bit is transformed into an .EXO or .MCS formatted file starting at the first address in each quadrant and proceeding upward.

The .EXO or .MCS file is downloaded into the Flash device by dragging it into the Flash/EEPROM pane and clicking on the Load button. This activates the following sequence of steps:

1. The FPGA and CPLD on the XSA-200 Board are reprogrammed to create an interface between the Flash device and the PC parallel port.
2. The entire Flash device is erased.
3. The contents of the .EXO or .MCS file are downloaded into the Flash through the parallel port.
4. The CPLD is reprogrammed with a circuit that configures the FPGA with the contents of the Flash whenever power is applied to the XSA-200 Board. (This configuration loader is stored in the XSTOOLS\XSA\200\fcnfg.svf file.)


Once the Flash download is complete, you must set the DIP switches to select the Flash quadrant containing the FPGA bitstream (see the switch settings in the table above). The

FPGA will be configured with the bitstream in that quadrant whenever power is applied to the board. You can download multiple bitstreams to the Flash and use the switches to select the one to be loaded into the FPGA on power-up.

Multiple files can be stored in the Flash device just by dragging them into the Flash/EEPROM area, highlighting the files to be downloaded and clicking the Load button. (Note that anything previously stored in the Flash will be erased by each new download.) This is useful if you need to store information in the Flash in addition to the FPGA bitstream. Files are selected and de-selected for downloading just by clicking on their names in the Flash/EEPROM area. **The address ranges of the data in each file should not overlap or this will corrupt the data stored in the Flash device!**

You can also examine the contents of the Flash device by uploading it to the PC. To upload data from an address range in the Flash, type the upper and lower bounds of the range into the High Address and Low Address fields located below the Flash/EEPROM pane, and select the format for the uploaded data from the Upload Format pulldown list. Then click on the file icon and drag & drop it into any folder. This activates the following sequence of steps:

1. The CPLD and FPGA on the XSA-200 Board are reprogrammed to create an interface between the Flash device and the PC parallel port.
2. The Flash data between the high and low addresses (inclusive) is uploaded through the parallel port.
3. The uploaded data is stored in a file named FLSHUPLD with an extension that reflects the file format.



The uploaded data can be stored in the following formats:

MCS: Intel hexadecimal file format. This is the same format generated by the promgen utility with the `-p mcs` option.

HEX: Identical to MCS format.

EXO-16: Motorola S-record format with 16-bit addresses (suitable for 64 KByte uploads only).

EXO-24: Motorola S-record format with 24-bit addresses. This is the same format generated by the promgen utility with the `-p exo` option.

EXO-32: Motorola S-record format with 32-bit addresses.

XESS-16: XESS hexadecimal format with 16-bit addresses. (This is a simplified file format that does not use checksums.)

XESS-24: XESS hexadecimal format with 24-bit addresses.

XESS-32: XESS hexadecimal format with 32-bit addresses.

After the data is uploaded from the Flash, the default parallel port interface remains in the CPLD. You will need to reprogram the CPLD with the configuration loader bitstream in `XSTOOLS\XSA\200\fcnfg.svf` if you want the FPGA to be configured from Flash whenever power is applied.

Downloading and Uploading Data to the SDRAM


The XSA-200 Board contains a 256 Mbit, synchronous DRAM (16M x 16 SDRAM) whose contents can be downloaded and uploaded by GXSLDLOAD. This is useful for initializing the SDRAM with data for use by the FPGA and then reading the SDRAM contents after the FPGA has operated upon it. The SDRAM is loaded with data by dragging & dropping one or more .EXO, .MCS, .HEX, and/or .XES files into the RAM pane of the GXSLDLOAD window and then clicking on the Load button. This activates the following sequence of steps:

1. The FPGA is reprogrammed to create an interface between the SDRAM and the PC parallel port. (This interface is stored in the `XSTOOLS\XSA\200\ramintfc.bit` bitstream file. **The CPLD must have previously been loaded with the `dwndpar.svf` file found in the same folder.**)
2. The contents of the .EXO, .MCS, .HEX or .XES files are downloaded into the SDRAM through the parallel port. **The data in the files will overwrite each other if their address ranges overlap.**
3. If any file is highlighted in the FPGA/CPLD pane, then this bitstream is loaded into the FPGA or CPLD on the XSA-200 Board. Otherwise the FPGA remains configured as an interface between the PC and the SDRAM.

You can also examine the contents of the SDRAM device by uploading it to the PC. To upload data from an address range in the SDRAM, type the upper and lower bounds of the range into the High Address and Low Address fields below the RAM pane, and select the format for the uploaded data from the Upload Format pulldown list. Then click on the file icon and drag & drop it into any folder. This activates the following sequence of steps:

1. The FPGA is reprogrammed to create an interface between the SDRAM device and the PC parallel port.

2. The SDRAM data between the high and low addresses (inclusive) is uploaded through the parallel port.
3. The uploaded data is stored in a file named RAMUPLD with an extension that reflects the file format.



The 16-bit data words in the SDRAM are mapped into the eight-bit data format of the .HEX, .MCS, .EXO and .XES files using a Big Endian style. That is, the 16-bit word at location N in the SDRAM is stored in the eight-bit file with the upper eight bits at address $2N$ and the lower eight bits at address $2N+1$. This byte-ordering applies for both RAM uploads and downloads.

4

Programmer's Models

This section describes the various sections of the XSA-200 Board and shows how the I/O of the FPGA and CPLD are connected to the rest of the circuitry. The schematics which follow are less detailed so as to simplify the descriptions. For more information, you can find a table of FPGA and CPLD pin connections and detailed schematics at the end of this manual.

XSA-200 Board Organization

The XSA-200 Board contains the following components:

FPGA: This is the main repository of programmable logic on the XSA-200 Board.

CPLD: This manages the interface between the PC parallel port and the rest of the XSA-200 Board. It can also configure the FPGA with a bitstream from Flash.

Oscillator: A fixed-frequency oscillator generates the master clock for the XSA-200 Board.

SDRAM: A 256 Mbit SDRAM provides volatile data storage accessible by the FPGA.

Flash: A 16 Mbit Flash device provides non-volatile storage for data and FPGA configuration bitstreams.

LED: A seven-segment LED allows visible feedback as the XSA-200 Board operates.

DIP switch: A four-position DIP switch passes settings to the XSA-200 Board and controls the upper address bits of the Flash device.


Pushbuttons: Two pushbuttons send momentary contact information to the FPGA.

PS/2 Port: A keyboard or mouse can interface to the XSA-200 Board through this port.

VGA Port: The XSA-200 Board can send signals to display graphics on a VGA monitor through this port.

Parallel Port: This is the main interface for passing configuration bitstreams and data to and from the XSA-200 Board.

Prototyping Header: Many of the FPGA I/O pins are connected to the 84 pins on the bottom of the XSA-200 Board that are meant to mate with solderless breadboards or an XST-2 Board.



• Figure 3: XSA-200 Board programmer's model.

Programmable logic: FPGA and CPLD


The XSA-200 Board contains two programmable logic chips:

- A 200-Kgate XILINX Spartan-II FPGA in a 256-pin BGA package ([XC2S200-5FG256](#)) is the main repository of programmable logic on the XSA-200 Board.
- A XILINX XC9500XL CPLD ([XC9572XL-10VQ64](#)) is used to manage the configuration of the FPGA via the parallel port. In stand-alone mode, the CPLD also configures the FPGA with a bitstream from the Flash RAM.

100 MHz Fixed-Frequency Oscillator

An oscillator provides a fixed, 100 MHz clock signal to a dedicated clock input of the CPLD. From this clock, the CPLD generates two clock signals, CLKA and CLKB, that go to dedicated clock inputs of the FPGA. This allows the CPLD to control the FPGA clocks. By default, the CPLD outputs 100 MHz and 50 MHz clocks on CLKA and CLKB, respectively. The clock-divider circuit in the CPLD can be reprogrammed to send lower-frequency clocks to the FPGA if desired.


The CLKB signal also exits through a pin on the prototyping header, so it can be used as a clock for an external system connected to the XSA-200 Board. Or the external system can send a clock directly to the FPGA through the dedicated CLKC pin of the prototyping header.



Synchronous DRAM

The XSA-200 Board incorporates a 16M x 16 SDRAM ([K4S561632ETC75](#)) that connects solely to the FPGA as shown below. Note that the clock signal is re-routed back to a dedicated clock input of the FPGA to compensate for clock delays to the SDRAM, thus allowing synchronization of the FPGA's internal operations with the SDRAM operations.

This [application note](#) describes an SDRAM controller that makes the SDRAM appear like a simple static RAM to the rest of the circuitry in the FPGA.




Flash RAM

The CPLD and FPGA connect to a 16 Mbit Flash RAM ([S29AL016M10TAI020](#)) that operates in either byte mode (2M x 8) or word mode (1M x 16). The CPLD uses the byte mode as it only has access to the lower eight bits of the Flash data bus, while the FPGA connects to the entire 16-bit data bus and can select either mode using the BYTE# control line.

The FPGA has access to the entire Flash address bus so it can read or write any location. For this reason, the FPGA is used to pass data between the parallel port and the Flash when GXLOAD downloads/uploads files to/from the Flash. The CPLD, however, is not connected to the upper two address lines so it can only access a quadrant of the Flash. The quadrant is selected by two DIP switches connected to the upper address lines. On power-up in stand-alone mode, the CPLD configures the FPGA with a bitstream retrieved from the selected quadrant, so the DIP switches can be used to select between four

separate bitstreams stored in the Flash. (See the [application note](#) on the XSA Board Flash configuration circuit for more details on this.)


After power-up, any application circuit loaded into the FPGA can read and/or write the Flash. To avoid contention, the CPLD is programmed to release control of all Flash address/data/control lines whenever the FPGA lowers the Flash CE# line. When the Flash is disabled by raising CE#, the I/O lines connected to the Flash are available for general-purpose communication between the FPGA and the CPLD.



Seven-Segment LED

The XSA-200 Board has a 7-segment LED digit for use by the FPGA or the CPLD. Segments of the LED glow when a logic-high level is applied to them.

The LED shares the same eight-bit data bus that interconnects the CPLD, the FPGA configuration port and the lower-byte of the Flash RAM data bus. The connections between the LED segments and the data bus are shown below. (We use two distinct labelings of the LED segments in our documentation and design examples, so we show the connections for both.)




DIP Switches and Pushbuttons

Four DIP switches are attached to the FPGA. When closed (ON), each switch pulls the connected pin of the FPGA to ground. The pin is pulled high through a resistor when the switch is open (OFF).

Two of the DIP switches also connect to the upper two bits of the Flash address bus. These DIP switches are used to select the Flash quadrant holding a bitstream that will be loaded into the FPGA by the CPLD on power-up.


The FPGA also connects to two pushbuttons. Each pushbutton applies a low level to its FPGA pin when pressed and a resistor pulls the pin to a high level when the pushbutton is released.

Small resistors are placed in series between the FPGA and the switches and pushbuttons to prevent damage if the FPGA tries to drive a pin that is being pulled low.



PS/2 Port


A PS/2 port provides the FPGA with an interface to either a keyboard or a mouse. The FPGA receives two signals from the PS/2 interface: a clock signal and a serial data stream that is synchronized with the falling edge of the clock. (For more details on using the PS/2 port and a simple circuit for receiving keystroke information from a keyboard, see this [application note](#).)



VGA Port

The FPGA can generate a video signal for display on a VGA monitor. The FPGA outputs three bits each of red, green, and blue color information to a simple resistor-ladder DAC. This provides a palette of $2^3 \times 2^3 \times 2^3 = 512$ colors. The outputs of the DAC are sent to the

RGB inputs of a VGA monitor. The FPGA also generates the horizontal and vertical sync pulses (HSYNC#, VSYNC#). (See this [application note](#) for more details on a simple circuit for generating VGA signals that displays an image stored in SDRAM.)




Parallel Port

The parallel port is the main interface for communicating between the XSA-200 Board and a PC. Control line C0 and status line S6 connect directly to the FPGA and can be used for bidirectional communication between the FPGA and PC. The CPLD handles the fifteen remaining active lines of the parallel port as follows.


Three of the parallel port control lines, C1–C3, connect to the JTAG pins through which the CPLD is programmed. The C1 control line clocks configuration data presented on the C3 line into the CPLD while the C2 signal steers the actions of the CPLD programming state machine. Meanwhile, information from the CPLD returns to the PC through status line S7.

The eight data lines, D0–D7, and the remaining three status lines, S3–S5, connect to general-purpose pins of the CPLD. The CPLD can be programmed to act as an interface between the FPGA and the parallel port. The CPLD connects to the FPGA configuration pins so it can pass bitstreams from the parallel port to the FPGA. The actual configuration data is presented to the FPGA on the same 8-bit bus that also connects to the Flash and seven-segment LED. The CPLD also drives the configuration pins (CCLK, PROGRAM#, CS#, and WR#) that sequence the loading of a bitstream into the FPGA. The CPLD can monitor the status of the bitstream download through the INIT#, DONE, and BSY/DOUT pins.

The CPLD also has access to the FPGA's JTAG pins: TCK, TMS, TDI, and TDO. The TMS, TDI, and TDO pins share the connections with the BSY/DOUT, CS#, and WR# pins. The CPLD can be programmed with an interface that allows configuration of the FPGA through the JTAG pins using the XILINX iMPACT software (see this [application note](#) for more details). Jumper J9 allows the connection of status pin S7 to the general-purpose CPLD pin that also drives status pin S5. This is required by the iMPACT software so it can check for the presence of the downloading cable.



After the FPGA is configured with a bitstream and the DONE pin goes high, the CPLD switches into a mode that connects the parallel port data and status pins to the FPGA. This lets the PC pass data to the FPGA over the parallel port data lines while receiving data from the FPGA over the status lines. The active connections between the FPGA, CPLD and the parallel port after configuration are shown below.




The FPGA sends data to the PC by driving logic levels onto the A0, A1 and A2 Flash address lines which pass through the CPLD and onto the parallel port status lines S3, S4 and S5, respectively. Conversely, the PC sends data to the FPGA on parallel port data lines D7–D0 and the data passes through the CPLD and ends up on the A15–A8 Flash address lines, respectively. The FPGA should never drive A15–A8 unless it is accessing the Flash, otherwise the CPLD and/or FPGA could be damaged. The CPLD can sense when the FPGA lowers the Flash CE# and it will release the Flash address lines so the FPGA can drive them without contention.

The CPLD also drives the decimal-point of the LED display (connected to Flash data line D1) to give a visual indication when the FPGA is configured with a valid bitstream. Unless it is accessing the Flash RAM, the FPGA should never drive Flash data line D1 to a low logic level or it may damage itself or the CPLD. But when the FPGA lowers the Flash CE#, the CPLD will stop driving the LED decimal-point to allow the FPGA access to data line D1 of the Flash.

For more details on how the CPLD manages the interface between the parallel port and the FPGA both before and after device configuration, see [this application note](#).

Prototyping Header

The pins of the FPGA are accessible through the 84-pin prototyping header on the underside of the XSA-200 Board. Pin 1 of the header (denoted by a square pad) is located in the middle of the left-hand edge of the board and the remaining 83 pins are arranged counter-clockwise around the periphery. The physical dimensions of the prototyping header and the pin arrangement are shown below.



A subset of the FPGA pins connects to the prototyping header. These pins are not connected to any of the other components on the XSA-200 Board so they are completely free to use for I/O operations with external systems without any restrictions.

The number of the FPGA pin connected to a given header pin is printed next to the header pin on the board. This makes it easier to find a given FPGA pin when you want to connect it to an external system.

A

XSA-200 Pin Connections

The following tables list the pin numbers of the FPGA and CPLD along with the pin names of the other chips that they connect to on the XSA-200 Board and the XST-2.x Board.

Connections Between the FPGA, CPLD and other Components on the XSA-200 Board ... and the XST-2.x Board

Net Name	FPGA	CPLD	LEDs	Switch/ Buttons	SDRAM	Flash	Osc	Parallel Port	PS/2 Port	VGA Port	Proto. Header	LEDs	Switch Button	SRAM	IDE Intfc.	Stereo Codec	USB	Serial Port
PP-D4		22						D4										
PP-D5		20						D5										
PP-D6		19						D6										
PP-D7		18						D7										
PP-S3		27						S3										
PP-S4		16						S4										
PP-S5		15						S5										
PP-S6								S6										
PP-S7	J13							S7										
PS2-CLK	F4								CLK									
PS2-DATA	E1								DATA									
SDRAM-A0	L4				A0													
SDRAM-A1	N1				A1													
SDRAM-A2	N2				A2													
SDRAM-A3	M4				A3													
SDRAM-A4	T5				A4													
SDRAM-A5	N6				A5													
SDRAM-A6	M6				A6													
SDRAM-A7	T3				A7													
SDRAM-A8	N5				A8													
SDRAM-A9	P1				A9													
SDRAM-A10	L3				A10													
SDRAM-A11	M3				A11													
SDRAM-A12	M2				A12													
SDRAM-BA0	K2				BA0													
SDRAM-BA1	L2				BA1													
SDRAM-D0	C2				DQ0													
SDRAM-D1	C1				DQ1													
SDRAM-D2	F5				DQ2													
SDRAM-D3	D1				DQ3													
SDRAM-D4	F3				DQ4													
SDRAM-D5	F2				DQ5													
SDRAM-D6	F1				DQ6													
SDRAM-D7	G3				DQ7													
SDRAM-D8	G4				DQ8													
SDRAM-D9	G5				DQ9													
SDRAM-D10	E2				DQ10													
SDRAM-D11	E4				DQ11													
SDRAM-D12	B1				DQ12													
SDRAM-D13	A2				DQ13													
SDRAM-D14	D5				DQ14													
SDRAM-D15	C5				DQ15													
SDRAM-CKE	L1				CKE													
SDRAM-CLK	J4				CLK													
SDRAM-CLKFB	N8 (GCK0)				CLK													
SDRAM-CS#	J3				CS#													
SDRAM-CAS#	H3				CAS#													
SDRAM-RAS#	J2				RAS#													
SDRAM-WE#	G1				WE#													
SDRAM-LDOM	G2				LDOM													
SDRAM-UDQM	H1				UDQM													
SW1-3	R11			SW1-3														
SW1-4	N10			SW1-4														
SW2	E3			SW2														
SW3	D2			SW3														
VGA-BLUE0	H4									BLUE0								
VGA-BLUE1	K3									BLUE1								
VGA-BLUE2	L5									BLUE2								
VGA-GREEN0	H2									GREEN0								
VGA-GREEN1	K5									GREEN1								
VGA-GREEN2	R1									GREEN2								
VGA-RED0	J1									RED0								
VGA-RED1	M1									RED1								
VGA-RED2	T2									RED2								
VGA-HSYNC#	K4									HSYNC#								
VGA-VSYNC#	K1									VSYNC#								
PROTO1	A7										1							
PROTO3	B7										3	LED1-D		RAM-A4	IDE-DA0			
PROTO4	C7										4	LED1-C		RAM-A3	IDE-D15			
PROTO5	A6										5		DIPSW5	RAM-A2	IDE-DA1			

Connections Between the FPGA, CPLD and other Components on the XSA-200 Board ...										and the XST-2.x Board								
Net Name	FPGA	CPLD	LEDs	Switch/ Buttons	SDRAM	Flash	Osc	Parallel Port	PS/2 Port	VGA Port	Proto. Header	LEDs	Switch Button	SRAM	IDE Infc.	Stereo Codec	USB	Serial Port
PROT06	D7										6	LED1-E						
PROT07	B6										7	DIPSW8		RAM-CE#		AUDIO-SDTO		
PROT08	E7										8	DIPSW7				AUDIO-MCLK		RS232-RT
PROT09	C6										9	DIPSW6						
PROT10	A5										10	BARLED8		RAM-D2	IDE-D7			
PROT12	B5										12							
PROT13	D6										13							
PROT14	A4										14							
PROT18	B4										18						USB-SCL	RS232-TD
PROT19	E6										19						USB-SDA	
PROT20	A3										20							
PROT21	B3										21							
PROT23	P5										23			IDE-DIOR#				
PROT24	T4										24			IDE-DIOW#				
PROT25	R5										25							
PROT26	P6										26							
PROT27	M7										27							
PROT28	R6										28							
PROT29	N7										29							
PROT31	T6										31							
PROT32	P7										32							
PROT33	R7										33							
PROT34	T14										34							
PROT35	T7										35	BARLED5		RAM-D3	IDE-D4			
PROT36	P8										36	PUSHB4						
PROT37	T8										37	PUSHB3						
PROT38	T9										38	BARLED4		RAM-D4	IDE-D3			
PROT39	R9										39	BARLED3		RAM-D5	IDE-D2			
PROT40	P9										40	BARLED2		RAM-D6	IDE-D1			
PROT41	N9										41	BARLED1		RAM-D7	IDE-D0			
PROT42	T10										42							
PROT43	R10										43							
PROT44	P10										44							
PROT45	T11										45	LED2-DP		RAM-A1	IDE-DMACK#			
PROT46	T12										46							
PROT47	R12										47							
PROT48	N11										48							
PROT49	T13										49							
PROT50	P12										50	LED2-B		RAM-A0	IDE-DMARQ			
PROT51	R13										51	LED2-E		RAM-A10		USB-INT#		
PROT53	M11										53							
PROT56	N12										56	LED2-G		RAM-A11			USB-SUSPEND	
PROT57	P13										57	LED2-C		RAM-A9	IDE-INTRQ			
PROT58	T15										58	LED2-F		RAM-A8	IDE-D8			
PROT59	R16										59	LED2-D		RAM-A13	IDE-D10			
PROT60	M13										60	LED2-A		RAM-A15	IDE-D11			
PROT61	P16										61			RAM-OE#	IDE-D9			
PROT62	L12										62		DIPSW2	RAM-WE#	IDE-D14			
PROT63	M14										63							
PROT65											65							
PROT66	H14										66	BARLED10				AUDIO-LRCK		
PROT67	H13										67		PUSHB2					
PROT68	G15										68				IDE-RESET#			
PROT69	G14										69	DIPSW1						
PROT70	F16										70	DIPSW3				AUDIO-SDTI		
PROT71	F14										71	BARLED9		RAM-A16	IDE-IORDY			
PROT72	F12										72							
PROT73	B16										73							
PROT74	E11										74							
PROT75	D11										75							
PROT76	E10										76							
PROT77	B10										77	DIPSW4						
PROT78	A10										78	LED1-G		RAM-A14	IDE-D12			
PROT79	D9										79	LED1-B		RAM-A12	IDE-D13			
PROT80	B9										80	BARLED7		RAM-D0	IDE-D6			RS232-RD
PROT81	A9										81	BARLED6		RAM-D1	IDE-D5			RS232-CT
PROT82	A8										82	LED1-F		RAM-A7	IDE-CS0#			
PROT83	C8										83	LED1-A		RAM-A6	IDE-CS1#			
PROT84	D8										84	LED1-DP		RAM-A5	IDE-DA2			



XSA-200 Schematics



The following pages show the detailed schematics for the XSA-200 Board.

U1 XC2S200-5FG256C

GND A1 GND0A1 SDRAM-D13 A2 I/O0A2 PROTO20 A3 IO_VREF_00A3 PROTO14 A4 I/O0A4 PROTO10 A5 I/O0A5 PROTO5 A6 I/O0A6
 SDRAM-D12 B1 IO_VREF_70B1 GND B2 GND0B2 PROTO21 B3 I/O0B3 PROTO18 B4 IO_VREF_00B4 PROTO12 B5 I/O0B5 PROTO7 B6 I/O0B6
 SDRAM-D1 C1 IO_VREF_70C1 SDRAM-D0 C2 I/O0C2 +2.5V C3 UCCINT0C3 FPGA-TCK C4 TCK SDRAM-D15 C5 I/O0C5 PROTO9 C6 IO_VREF_00C6
 SDRAM-D3 D1 IO_VREF_70D1 SW3 D2 I/O0D2 FPGA-TMS D3 TMS +2.5V D4 UCCINT0D4 SDRAM-D14 D5 I/O0D5 PROTO13 D6 I/O0D6
 PS2-DATA E1 I/O0E1 SDRAM-D10 E2 I/O0E2 SW2 E3 I/O0E3 SDRAM-D11 E4 I/O0E4 +2.5V E5 UCCINT0E5 PROTO19 E6 I/O0E6
 SDRAM-D6 F1 I/O0F1 SDRAM-D5 F2 I/O0F2 SDRAM-D4 F3 I/O0F3 PS2-CLK F4 I/O0F4 SDRAM-D2 F5 I/O0F5 GND F6 GND0F6
 SDRAM-WE# G1 IO_IRDY0G1 SDRAM-LDQM G2 I/O0G2 SDRAM-D7 G3 I/O0G3 SDRAM-D8 G4 I/O0G4 SDRAM-D9 G5 I/O0G5 GND G6 GND0G6
 SDRAM-U0QM H1 I/O0H1 VGA-GREEN0 H2 I/O0H2 SDRAM-CAS# H3 IO_VREF_70H3 VGA-BLUE0 H4 I/O0H4 +3.3V H5 UCC0_70H5 +3.3V H6 UCC0_70H6
 VGA-RED0 I1 I/O0I1 SDRAM-RAS# J2 IO_TRDY0J2 SDRAM-CS# J3 IO_VREF_60J3 SDRAM-CLK J4 I/O0J4 +3.3V J5 UCC0_60J5 +3.3V J6 UCC0_60J6
 VGA-USYNC# K1 I/O0K1 SDRAM-BA0 K2 I/O0K2 VGA-BLUE1 K3 I/O0K3 VGA-HSYNC# K4 I/O0K4 VGA-GREEN1 K5 I/O0K5 GND K6 GND0K6
 SDRAM-CKE L1 I/O0L1 SDRAM-BA1 L2 I/O0L2 SDRAM-A10 L3 I/O0L3 SDRAM-A0 L4 I/O0L4 VGA-BLUE2 L5 I/O0L5 GND L6 GND0L6
 VGA-RED1 M1 IO_VREF_60M1 SDRAM-A12 M2 I/O0M2 SDRAM-A11 M3 I/O0M3 SDRAM-A3 M4 I/O0M4 +2.5V M5 UCCINT0M5 SDRAM-A6 M6 I/O0M6
 SDRAM-A1 N1 IO_VREF_60N1 SDRAM-A2 N2 IO_VREF_60N2 GND N3 M0 +2.5V N4 UCCINT0N4 SDRAM-A8 N5 I/O0N5 SDRAM-A5 N6 I/O0N6
 SDRAM-A9 P1 I/O0P1 +3.3V P2 M1_ +2.5V P3 UCCINT0P3 P4 NCBP4 PROTO23 P5 I/O0P5 PROTO26 P6 I/O0P6
 VGA-GREEN2 R1 I/O0R1 GND R2 GND0R2 GND R3 M2_ +2.5V R4 NCBP4 PROTO25 R5 IO_VREF_50R5 PROTO28 R6 I/O0R6
 GND T1 GND0T1 VGA-RED2 T2 IO_VREF_50T2 SDRAM-A7 T3 I/O0T3 PROTO24 T4 IO_VREF_50T4 SDRAM-A4 T5 I/O0T5 PROTO31 T6 I/O0T6

PROTO1 A7 I/O0A7 PROTO82 A8 I/O0A8 PROTO81 A9 I/O0A9 PROTO78 A10 I/O0A10 FLASH-A3 A11 I/O0A11 FLASH-A6 A12 I/O0A12
 PROTO3 B7 IO_VREF_00B7 CLKB B8 GCK3 PROTO80 B9 IO_VREF_10B9 PROTO77 B10 I/O0B10 FLASH-A4 B11 I/O0B11 FLASH-A7 B12 I/O0B12
 PROTO4 C7 I/O0C7 PROTO83 C8 I/O0C8 CLKC C9 GCK2 FLASH-A1 C10 I/O0C10 FLASH-A5 C11 IO_VREF_10C11 FLASH-RDY C12 I/O0C12
 PROTO6 D7 I/O0D7 PROTO84 D8 I/O0D8 PROTO79 D9 I/O0D9 FLASH-A2 D10 I/O0D10 PROTO75 D11 I/O0D11 FLASH-WE# D12 I/O0D12
 PROTO8 E7 I/O0E7 +3.3V E8 UCC0_00E8 +3.3V E9 UCC0_10E9 PROTO76 F10 I/O0E10 PROTO74 F11 IO_VREF_10E11 +2.5V F12 UCCINT0E12
 GND F7 GND0F7 +3.3V F8 UCC0_00F8 +3.3V F9 UCC0_10F9 GND F10 GND0F10 GND F11 GND0F11 PROTO72 F12 I/O0F12
 GND G7 GND0G7 GND G8 GND0G8 GND G9 GND0G9 GND G10 GND0G10 GND G11 GND0G11 FLASH-A14 G12 I/O0G12
 GND H7 GND0H7 GND H8 GND0H8 GND H9 GND0H9 GND H10 GND0H10 +3.3V H11 UCC0_20H11 +3.3V H12 UCC0_20H12
 GND J7 GND0J7 GND J8 GND0J8 GND J9 GND0J9 GND J10 GND0J10 +3.3V J11 UCC0_30J11 +3.3V J12 UCC0_30J12
 GND K7 GND0K7 GND K8 GND0K8 GND K9 GND0K9 GND K10 GND0K10 GND K11 GND0K11 FLASH-D8 K12 I/O0K12
 GND L7 GND0L7 +3.3V L8 UCC0_50L8 +3.3V L9 UCC0_40L9 GND L10 GND0L10 GND L11 GND0L11 PROTO62 L12 I/O0L12
 PROTO27 M7 I/O0M7 +3.3V M8 UCC0_50M8 +3.3V M9 UCC0_40M9 FLASH-A18 M10 I/O0M10 PROTO53 M11 I/O0M11 +2.5V M12 UCCINT0M12
 PROTO29 N7 I/O0N7 SDRAM-CLK N8 GCK0 PROTO41 N9 I/O0N9 SW1-4 N10 I/O0N10 PROTO48 N11 I/O0N11 PROTO56 N12 I/O0N12
 PROTO32 P7 I/O0P7 PROTO36 P8 IO_VREF_50P8 PROTO40 P9 IO_VREF_40P9 PROTO44 P10 I/O0P10 FLASH-A19 P11 I/O0P11 PROTO58 P12 I/O0P12
 PROTO33 R7 I/O0R7 CLKA R8 GCK1 PROTO39 R9 I/O0R9 PROTO43 R10 I/O0R10 SW1-3 R11 I/O0R11 PROTO47 R12 I/O0R12
 PROTO35 T7 I/O0T7 PROTO37 T8 I/O0T8 PROTO38 T9 I/O0T9 PROTO42 T10 I/O0T10 PROTO45 T11 IO_VREF_40T11 PROTO46 T12 IO_VREF_40T12

FLASH-A17 A13 I/O0A13 FLASH-RESET# A14 IO_VREF_10A14 FPGA-TDI A15 TDI GND A16 GND0A16
 FPGA-CS# B13 IO_CS FPGA-TDO B14 TDO GND B15 GND0B15 PROTO73 B16 I/O0B16
 FPGA-WR# C13 IO_WRITE +2.5V C14 UCCINT0C14 FPGA-DOUT-BSY C15 IO_DOUT_BUSY FLASH-A9 C16 I/O0C16
 +2.5V D13 UCCINT0D13 FPGA-DIN-D0 D14 IO_DIN_D0 FPGA-CCLK D15 CCLK FLASH-A11 D16 I/O0D16
 FLASH-A8 E13 IO_VREF_20E13 FLASH-A10 E14 I/O0E14 FLASH-A13 E15 I/O0E15 FPGA-D1 E16 IO_D1
 FLASH-A12 F13 IO_VREF_20F13 PROTO71 F14 IO_VREF_20F14 FPGA-D2 F15 IO_D2 PROTO70 F16 I/O0F16
 FLASH-A15 G13 I/O0G13 PROTO69 G14 I/O0G14 PROTO68 G15 I/O0G15 FPGA-D3 G16 IO_D3
 PROTO67 H13 IO_VREF_20H13 PROTO66 H14 I/O0H14 PP-C0 H15 I/O0H15 FLASH-A16 H16 IO_IRDY0H16
 PP-S6 J13 I/O0J13 FLASH-D15 J14 I/O0J14 FLASH-BYTE# J15 IO_TRDY0J15 FPGA-D4 J16 IO_D4
 FLASH-D10 K13 I/O0K13 FLASH-D12 K14 I/O0K14 FLASH-D13 K15 I/O0K15 FLASH-D14 K16 IO_VREF_30K16
 FLASH-A0 L13 IO_VREF_30L13 FLASH-DE# L14 IO_VREF_30L14 FLASH-D9 L15 I/O0L15 FLASH-D11 L16 I/O0L16
 PROTO60 M13 IO_VREF_30M13 PROTO63 M14 I/O0M14 FLASH-CE# M15 I/O0M15 FPGA-D5 M16 IO_D5
 +2.5V N13 UCCINT0N13 FPGA-D7 N14 IO_D7 FPGA-INIT# N15 IO_INIT FPGA-D6 N16 IO_D6
 PROTO57 P13 I/O0P13 +2.5V P14 UCCINT0P14 FPGA-PROG# P15 PROGRAM PROTO61 P16 I/O0P16
 PROTO51 R13 IO_VREF_40R13 FPGA-DONE R14 DONE GND R15 GND0R15 PROTO59 R16 I/O0R16
 PROTO49 T13 I/O0T13 PROTO34 T14 I/O0T14 PROTO58 T15 I/O0T15 GND T16 GND0T16



FPGA	
TITLE: xsa-200	
Document Number:	REV:
Date: 7/20/2004 11:12:22a	Sheet: 1/10

