Overview

Tacking hardware security problems requires a thorough knowledge in the areas of:

- Computer-Aided Design (VLSI) from soft IP to layout
- Manufacturing process variations and testing methods
- FPGA and embedded sytem design
- Hardware encryption algorithms, key exchange mechanisms

Hardware security threats as they relate to ASICs and FPGAs are distinct under each of these classes of devices

Although there is some commonality, e.g., hardware encryption mechanisms and key storage issues, other issues such as Hardware Trojans are different

In order to appreciate these differences, we need first to understand their associated design flows

It is impossible to cover the details of these design flows because of their complexity -- this lecture instead serves as an overview

The Nature of Hardware and Software

Let's first consider the trade-offs of building a function in hardware (HW) versus using a software (SW) implementation

Choosing between implementing a design in HW or implementing it in SW may seem like a no-brainer -- clearly writing software is easier!

Proponents of **hardware** implementation will argue that performance is a big plus of hardware (an ASIC) over software (running on a microprocessor) Unfortunately, the speed advantage of ASICs over software is fading

High-end processor have VERY high clk frequencies (much faster than ASICs)

Therefore, absolute performance is **not** a very good metric to compare hardware and software

A much better metric (that is independent of clk frequency) is **energy efficiency**, i.e., the amount of useful work done per unit of energy This metric can be applied to all architectures



The Nature of Hardware and Software

Consider the energy consumption of an **AES** engine (encryption) on different architectures.



Fig. 1.5 Energy Efficiency

Encryption *throughput* using microprocessors is on order with throughput using dedicated ASICs

This is true b/c of the shorter clock period of microprocessors

When evaluated from a total energy, dedicated hardware engines (ASICs) win handsdown



The Nature of Hardware and Software

This is true b/c there is a **large overhead** associated with executing software instructions in the microprocessor implementation

- Instruction and operand fetch from memory
- Complex state machine for control of the datapath, etc.

Flexibility comes with a significant energy cost -- one which energy optimized applications cannot tolerate

Therefore, you will **never find** a Pentium processor in a cell phone, nor will you find a gigahertz processor inside of an iPod

Specialized hardware architectures are usually more efficient than software from a *relative perspective*

Relative performance means the amount of useful work done per clock cycle

The Nature of Hardware and Software

Highly **parallel implementations** are at an advantage b/c they do many things at the same time





HW crypto implementations have a higher *relative performance* when compared to embedded processors

Hardware vs. Software

Arguments in favor of using dedicated HW:

• Energy Efficiency:

Nearly every electronic consumer product today carries a battery, e.g., iPod, PDA, mobile phone, Bluetooth device, etc.

Components moved from flexible SW into fixed HW

•Power Density Limitations:

Performance in modern high-end processors can no longer be scaled by speeding up the clk

Instead, there is a broad and fundamental shift towards parallel architectures

Arguments in favor of using dedicated SW:

Design Complexity

High-end SoCs are extremely complex -- they contain multiple processors, large embedded memories, multiple peripherals and input-output devices

Software bugs are easier to address than hardware bugs

Hardware vs. Software

• Design Cost

New chips are very expensive to design -- designers make chips **programmable** so they can be reused over multiple products or product generations

• Shrinking Design Schedules

Each new technologies is exponentially more complex than the previous generation, and the move to the next generation happens more quickly

For the designer, this means that each new product generation brings more work that needs to be completed in a shorter amount of time

• Deep-submicron Effects

Designing new hardware from-scratch in high-end silicon processes is difficult b/c of technology-related second-order effects

- Increased variability
- Decreased *reliability*

It is easier to leverage tried-and-true embedded cores and implement functionality in SW

ECE 495/595

Flavors of Integrated Circuits



and the second second second second	Serdes IO			1
Deache	мсц	Deache		
Core0 Core1		Core0	Core1	
Core Cluster 0	L2 data	Core C	luster 1	
Icache Icache		lcache	Icache	
Core2 Core3	11	Core2	Core3	
Deache	an a	Deache		4
9	Data Switch	A DEPARTMENT		Biller
D¢açhe	100	Dcae	he	C
Core0 Core1	1000	Core0	Core1	
Core Cluster 2		Core C	uster 3	
Icache Icache	L2 data	Icache	Icache	
Core2 Core3	мси	Core2 Dcae	Core3	
	Serdes IO		100 A 1000	



SoC

DSP





FPGAs

Of these, let's focus on the design flows for FPGAs and ASICs (SoCs)

FPGA definition:

Digital integrated circuit that contains *configurable* blocks of logic (CLBs) and *configurable* interconnects between these blocks.









FPGA Internals

Input signals can be decoded using a hierarchy of *transmission-gate* MUXs.

Transmission gates either pass the value on their inputs or are in a *high-impedance* state.

Note that the diagram does not show the serial connection of the cells (scan chain) for simplicity.



FPGA Internals

Groups of *logic cells* (LCs) use fast local routing.



The Design Warrior's Guide to FPGAs, ISBN 0750676043, Copyright(C) 2004 Mentor Graphics Corp

CLBs are implemeted as groups of LCs (slices of 4).

This reduces the complexity of providing re-programmable global routing as shown above

Many applications require memory, so FPGAs now include *embedded RAM* called **e**-**RAM** or **block RAM**.



– Logic blocks

FPGA Internals

Embedded FPGA resources



RAMs, Multipliers, Clock managers, etc



Embedded Microprocessors



FPGA Advantages

- Key points:
- Manufacturer does NOT determine functionality, rather it is the designer who defines it after the device is fabricated via programming.
- Contain millions of logic gates, allowing large and complex functions to be implemented
- The cost of an FPGA design is **much lower** than that of an ASIC (given the ASIC is not produced in large numbers and cannot amortize this cost).
- Changing the design is also **much easier** with an FPGA, and the time-tomarket much shorter (than an ASIC).

FPGAs companies, such as Xilinx and Altera, also provide CAD software to enable designers to generate bitstreams for programming the FPGA

Xilinx provides ISE (Integrated Software Environment) for

- Design entry and synthesis supporting Verilog or VHDL
- Place-and-route
- Verification and debug tools (ChipScope Pro)
- Creation of the bit files to configure the FPGA

Basic Flow





Flows also include *simulation*, both Behavioral (high level) and Post-route (low level).

```
Behavioral VHDL code for a 8-bit counter
 library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
 use IEEE.NUMERIC STD.all;
 entity CNTER 8BIT SCAN is
    port (
        CNT_EN, CLK : in std_logic;
        CNT_OUT : out std_logic_vector (7 downto 0)
     );
 end entity;
           CNT_EN
                                CNT_OUT
                      Counter
           CLK
                    Implemenation
```

```
HOST
                        Hardware vs Software
                                                       ECE 495/595
FPGA CAD Flows
     architecture beh of CNTER_8BIT_SCAN is
        signal cnter_reg, cnter_next: unsigned(7 downto 0);
        begin
        process (CLK)
           begin
           if (CLK'event and CLK = '1') then
              cnter_reg <= cnter_next;</pre>
           end if;
        end process;
        with CNT_EN select
           cnter next <= cnter reg + 1 when '1',
                          cnter_reg when others;
        CNT_OUT <= std_logic_vector(cnter_reg);</pre>
     end beh;
```

Synthesizing to structural produces:



See demo for look at the actual implementation/mapping to the FPGA fabric





ECE UNM

(2/9/11)







ECE UNM

(2/9/11)

ASIC Design Flow





ECE 495/595









ASICs

Key points:

- ASICs offer the ultimate in size, number of transistors, complexity and performance.
- However, they are extremely time-consuming and expensive to design.
- Plus, the design is frozen in silicon, requiring a new design/fab iteration if changes are needed.

See demo showing power of the place and route tools