## **Translating C to Hardware**

As mentioned, control and data flow analysis can be helpful in translating C into hardware

Translating data structures and pointers from C to hardware can get tricky

For the purpose of this course, we restrict our analysis as follows

- Only scalar C code is used (no pointers, arrays or other data structures)
- We assume each C statement executes in a single clock cycle

We first create the CFG and DFG for the C program The control edges translate to signals that control *datapath operations* The data edges define the *interconnection* of the datapath components

# **Translating C to Hardware: Data Path Design**

Data Path Design: The following process can be used to create the datapath

• Each variable in the C program is translated into a register and a multiplexer The multiplexer is used to allow the register to be written to from any one of *multiple sources* 

The *select inputs* of the multiplexor are connected to the **controller** 

The default multiplexer setting is to *preserve the register contents*, which means the output of the register is fed back to the input

For each node (operation) in the DFG, create the corresponding combinational circuit from the C expression
For example, the expression *b* - *a* is used for the operation a = b - a; which is implemented using a subtractor

Note that **conditional expressions** also generate datapath elements whose outputs define *flags* used by the hardware controller

### **Translating C to Hardware: Data Path Design**

• The datapath and the registers are connected consistent with the DFG Assignments connect combinational circuit outputs to register inputs, while the data edges connect register outputs to combinational circuit inputs


System I/O is connected to datapath inputs and register outputs resp.

Let's convert the GCD program to a hardware implementation

- The variables *a* and *b* are assigned to registers
- The conditional expressions for the *if* and *while stmts* require an equality- and greater-than comparator circuit
- The subtractions b a and a b are implemented using subtractors


The connectivity of the components is defined by the data edges of the DFG The resulting datapath has **two data inputs** ( $in_a$  and  $in_b$ ), and one data output ( $out_a$ )

The circuit needs **two control variables**, *upd\_a* and *upd\_b* (outputs of controller) and it produces two **flags**, *flag\_while* and *flag\_if* (inputs to controller)




The directed edges in the DFG correspond to the connections in the schematic Schematic representations of a circuit are **low-level representations** with lots of detail (similar to assembly code in programming languages)

We will learn how to create HLS and behavioral VHDL descriptions that synthesize to schematics similar to the one shown here



The command component is given by the symbol *run1*, which is used to control the data path and therefore represents an **output** of the FSM




Similarly, *flag\_while/\_* means the transition out of the current state is *conditional* on *flag\_while* 

And the command '\_' is a **hold** operation, which means maintain the current state of the datapath and registers

The command set for this FSM includes \_, run1, run4, run5

These symbols will be used to create the *upd\_a* and *upd\_b* data path control signals



One each clock cycle, the controller generates a new command based on the current state and the current values of *flag\_while* and *flag\_if* 

The combination of the data path and controller is referred to as a *finite state machine with datapath* (FSMD)

## **Translating C to Hardware: Example**

FSMDs are central to custom hardware design, so we discuss them further in the next chapter (and throughout this course)

The table shows an example execution, where each row of the table corresponds to **one clock cycle**:




Table 3.1	Operation of the hardware to evaluate GCD(4,6)
-----------	--

Cycle	a	b	State	flag_if	flag_while	Next State	upd_a	upd_b
1	-	_	s1	-	-	s2	in_a	in_b
2	6	4	s2	1	1	s3	а	b
3	6	4	s3	1	1	s4	а	b
4	6	4	s4	1	1	s2	a-b	b
5	2	4	s2	0	1	s3	а	b
6	2	4	s3	0	1	s5	а	b
7	2	4	s5	0	1	s2	а	b-a
8	2	2	s2	0	0	s6	а	b
9	2	2	s6	-	-	s6	а	b

Note that this solution is sub-optimal, in paricular:

• The resulting implementation **limits parallelism** -- it executes a single C statement per clock cycle and does **not share** datapath operators

For example, only one subtractor is needed in the implementation because only one is ever used in any given clock cycle

Converting into hardware with **one** C-stmt/clock is not very efficient This *one cycle-per-statement* is similar to what microprocessors do when they execute a program

A more lofty goal is to devise a **translation strategy** that allows the execution of multiple C stmts/clock

But our original **variable-to-register** mapping strategy creates a performance bottleneck

This is true because only **one storage location** exists for each variable and therefore, sequential updates to it will each require one clock cycle

We fix this problem by converting the C code to a **single-assignment program** This is done by creating new variables for each sequential assignment stmt

Consider a simple example:

a = a + 1; a = a \* 3; a = a - 2;

Our previous strategy requires 3 clock cycles to execute these statements

Let's re-write this as:

a2 = a1 + 1; a3 = a2 \* 3; a4 = a3 - 2;

This code allows *a*<sup>2</sup> and *a*<sup>3</sup> to be mapped to wires and *a*<sup>4</sup> to a register, reducing the clock cycle count to 1

Note: care must be taken that all assignments are taken into account, which might be difficult to determine

```
a = 0;
for (i = 1; i < 6; i++)
a = a + i;</pre>
```

After conversion to single-assignment, it remains unclear what version of *a* should be read inside of the loop

```
a1 = 0;
for (i = 1; i < 6; i++)
    a2 = a + i; // which version of a to read</pre>
```

The answer is that both *a1* and *a2* are needed and it depends on the iteration, i.e., *a1* is needed on the first iteration and *a2* on subsequent iterations



The solution is to introduce a new **merge** variable that *selects* from the two versions that are available

```
a1 = 0;
for (i=0; i<5; i++) {
    a3 = merge(a1, a2); // merge two instances.
    a2 = a3 + 1;
}
```

In a hardware implementation, the *merge* operation is mapped into a **multiplexer**, with the *selection signal* derived from the test of (i == 0)


Using these transformations, we can reformulate any program into single assignment form

Consider the GCD program

```
int gcd (int a, int b) {
   while (a != b)
      {
      if (a > b)
         a = a - b;
      else
         b = b - a;
      }
   return a;
   }
```

```
Single-Assignment Programs
   The equivalent single-assignment form:
     int gcd (int a1, int b1)
         {
        while ((a3 = merge(a1, a2)) != (b3 = merge(b1, b2)))
            {
            if (a3 > b3)
              a^2 = a^3 - b^3;
            else
              b2 = b3 - a3;
            }
        return a2;
         }
```

The implementation of this single-assignment version might look like:



Here, *a2* and *b2* are mapped into registers while the other variables are replaced with wires

This type of manipulation allows multiple C statements to be executed per clock

ECE UNM