A VHDL program consists of a collection of **design units**, each of which is defined using three components

#### Library and Package Declaration

library IEEE; use ieee.std\_logic\_1164.all; use ieee.numeric\_std.all;

Libraries and packages are collections of commonly used items, such as data types, subprograms and components

The above two packages define *std\_logic* and *std\_logic\_vector* data types, as well as *signed* and *unsigned* 

I also find it extremely useful to create a file with my own data types and constants, that are then included declared below the *ieee* packages

```
library work;
```

```
use work.DataTypes_pkg.all;
```



```
Fundamental Elements of VHDL
Entity Declaration
entity entity_name is
port(
    port_names: mode data_type;
    port_names: mode data_type;
    ...
    port_names: mode data_type;
    );
end entity_name;
```

*port\_names* are the **formal** signal names of the design unit, which are used to connect this design unit to pins on an FPGA or to other design units

The *mode* component can be **in**, **out** or **inout** (for bi-directional port)

ALWAYS use *std\_logic* and *std\_logic\_vector* as the data\_type in **entity** declarations

A common mistake with *mode* is to try to use a signal of mode **out** as an *input signal* within the architecture body

#### Consider:

```
library ieee;
use ieee.std_logic_1164.all;
entity mode_demo is
 port (
     a, b: in std_logic;
     x, y: out std_logic);
end mode_demo;
architecture wrong arch of mode demo is
 begin
 x \ll a and b;
  y <= not x; -- ERROR!!!!
end wrong_arch;
```

Port signals defined to be *out* can NOT be read



This code reads and writes *x* so it must be defined as **inout** to avoid a syntax error But *x* is really not a bi-directional signal in the true sense of the word

```
The solution you will be forced to adopt is to create an internal signal as follows
architecture ok_arch of mode_demo is
    signal ab: std_logic;
    begin
    ab <= a and b;
    x <= ab;
    y <= not ab;
end ok_arch;</pre>
```

ECE UNM

## Fundamental Elements of VHDL Architecture Body

The architecture body specifies the logic functionality of the design unit

```
architecture arch_name of entity_name is
  declarations
  begin
  concurrent_stmt;
  concurrent_stmt;
end arch_name;
```

The *declaration* part is optional and can include **internal signal declarations** or **constant declarations** 

There are several possibilities for *concurrent\_stmts*, which we will cover soon

Comments start with two dashes, e.g.,

-- This is a comment in VHDL

An **identifier** can only contain alphabetic letters, decimal digits and underscore; the first character *must be a letter* and the last character **cannot** be an underscore

VHDL is case **IN**sensitive, i.e., the following identifiers are the same nextstate, NextState, NEXTSTATE, nEXTsTATE

Smart convention: Use CAPITAL\_LETTERs for constant names and the suffix \_*n* to indicate active-low signals

Signal declaration

signal signal\_name, signal\_name, ... : data\_type

The std\_logic\_vector is an array of elements with *std\_logic* data type signal a: std logic vector(7 downto 0);

The **downto** syntax puts the most significant bit (7) on the left, which is the natural representation for numbers (I rarely use the (0 **to** n) syntax)

*std\_logic* constants are enclosed in single quotes: '1' and '0' *std\_logic\_vector* constants are enclosed in double quotes: "00101"

```
Constant declaration
  constant const_name, ... : data_type := value_expr;
Another smart convention:
  constant BUS_WIDTH_LB: integer := 5;
  constant BUS_WIDTH_NB: integer := 2**BUS_WIDTH_LB;
  ...
  signal cnt: unsigned(BUS_WIDTH_LB-1 downto 0);
  ... if (cnt = BUS_WIDTH_NB - 1) then ...
```

#### **Fundamental Elements of VHDL** description data type data type data type operator of operand a of operand b of result exponentiation a \*\* b integer integer integer . absolute value integer abs a integer not a negation boolean. bit. boolean. bit. bit\_vector bit\_vector a \* b multiplication integer integer integer a/b division Not automatically a mod b modulo a rem b remainder . synthesizable + a identity integer integer - a negation addition a + b integer integer intege subtraction a - b 1-D array, 1-D array, 1-D arr a & b concatenation

element

integer

same as a

same as a

same as a

element

any

bit\_vector

scalar or 1-D array

boolean, bit.

bit\_vector

integer	Precedence	Operator					
	Highest ** abs not						
bit_vector		* / mod rem					
	+ - (ident/neg)						
		& + - (add/sub)					
boolean		sll srl sla sra rol ror					
	Lowest	and or nand nor xor xnor					
boolean							

Note: **and** and **or** have SAME precedence -- use parenthesis!

## ECE UNM

a sll b

a srl b

a sla b

a srl b

a rol b

a ror b

a = b

a /= b

a <= b

a < b

a > b

a >= b

a and b

a or b

a xor b

a nor b

a xnor b

a nand b

shift left logical

rotate left

rotate right

not equal to less than

equal to

and

or

xor

nor

xnor

nand

shift right logical shift left arithmetic

shift right arithmetic

less than or equal to greater than

greater than or equal to

boolean. bit.

bit\_vector



You will use *std\_logic\_vector* instead of *bit\_vector* as defined in the table

Division by powers of 2 can be used in signal assignment stmts, e.g., *a*/16 This is implemented by the synthesis tool as a right shift operation

Division by other numbers requires a design unit that implements the division!

- VHDL is a strongly-typed language, requiring frequent type casting and conversion This is particularly evident with the *shift* operator
  - a <= resize(unsigned(b), 10) sll</pre>

```
to_integer(unsigned(c));
```

Here, *a* is a *unsigned* of size 10 elements, and *b* and *c* are *std\_logic\_vector* 

Bits or a range of bits can be referenced as

```
a(1)
a(7 downto 3)
```

VHDL relational operations, >, =, etc, must have operands of the same element type but their **widths may differ** 

Avoid comparing operands of different widths, it's error prone

**Concatenation operator** (&) constructs and/or extends operands on the right Also used to force a match between width of the operands on left and right

y <= a(1 downto 0) & a(7 downto 2);</pre>

Also useful when defining a *shift register* as we will see later

## Array aggregate

- a <= (7 | 5=>'1', 6 | 4 | 3 | 2 | 1 | 0=>'0');
- a <= (7 | 5=>'1', **others**=>'0');
- a <= (7 **downto** 3 => '0') & b(7 downto 5);
- a <= (**others**=>'0');

Last assignment is very useful and works independent of the data type

## Fundamental Elements of VHDL IEEE numeric\_std package

```
Standard VHDL and the std_logic_1164 package support arithmetic operations only on integer data types
```

```
signal a, b, sum: integer;
```

```
sum <= a + b;</pre>
```

But this is inefficient in hardware because integer does NOT allow the range (number of bits) to be specified

We certainly don't want a 32-bit adder when an 8-bit adder would do

The *numeric\_std* package allows an array of 0's and 1's to be interpreted as an *unsigned* or *signed* number, using these names as the data type

```
library ieee;
```

```
use ieee.std_logic_1164.all;
```

```
use ieee.numeric_std.all;
```

signal x, y: signed(15 downto 0);

For *signed*, the array is interpreted in **2's-complement** format, with the MSB as the sign bit

Therefore "1100" represents 12 when interpreted as an unsigned number but -4 as a signed number

The *numeric\_std* package supports arithmetic operations, including those involving integer constants

```
signal a, b, c, d, e: unsigned(7 downto 0);
```

```
a <= b + c;
d <= b + 1;
e <= (5 + a + b) - c;
```

Note that the sum "wraps around" when overflow occurs, so BE VERY CAREFUL when choosing a size

. . .

## ECE 522

# **Fundamental Elements of VHDL**

overloaded operator	descript	ion	data typ of opera	oe and a	data type of operar	id b	data of re	type sult
abs a - a	absolute negation	value	signed				sigr	ned [
a * b a / b a mod b a rem b a + b a - b	arithmeti operatioi	c 1	unsign unsign signed signed	ed ed,natural integer	unsigned unsigned, : signed	d, natural d integer	unsi unsi sigr sigr	gned gned ied ied
a = b a /= b a < b a <= b a > b a >= b	relationa operation	1	unsign unsign signed signed	ed ed,natural integer	unsigned unsigned signed, : signed	d, natural d integer	boo] boo] boo] boo]	lean lean lean
function		desci	iption	data type o operand a	of	data type operand	b of	data type o result
shift_left( shift_right rotate_left rotate_righ	(a,b) ;(a,b) ;(a,b) nt(a,b)	shift shift rotate rotate	eft right left right	unsigned,	signed	natural		same as a
resize(a,b) std_match(a	) 1,b)	resize comp	array are '-'	unsigned, unsigned, std_logic std_logic	signed signed vector,	natural same as a		same as a boolean
to_integer( to_unsigned to_signed(a	a) l(a,b) l,b)	data t conve	ype ersion	unsigned, natural integer	signed	natural natural		integer unsigned signed

numeric\_std ckage definitions

ECE UNM

There are three *type conversion functions* in *numeric\_std* package to\_unsigned, to\_signed and to\_integer

Use *to\_unsigned* and *to\_signed* when assigning constants to *unsigned* and *signed* signals

```
a <= to_unsigned(2048, 13);
Assumes a is unsigned and of width 13</pre>
```

*a* is assigned the constant 2048

```
a <= resize(unsigned(b), 10) sll</pre>
```

```
to_integer(unsigned(c));
```

Looked at this earlier -- *sll* operator requires an integer type as last operand *a* must be *unsigned* of width 10

```
a(to_integer(b)) <= '1';</pre>
```

Indexing into *std\_logic\_vector* requires an integer data type Here *b* must be *unsigned* 



*Type casting* is also possible between 'closely related' data types

data type of a	to data type	conversion function / type casting	
unsigned, signed signed, std_logic_vector	std_logic_vector unsigned	<pre>std_logic_vector(a) unsigned(a)</pre>	Type casting
unsigned, signed natural	integer unsigned	to_integer(a) to_unsigned(a, size)	Type conversion
integer	signed	to_signed(a, size)	

```
signal u1, u2: unsigned(7 downto 0);
signal v1, v2, v3: std_logic_vector(7 downto 0);
signal sg: signed(7 downto 0);
```

```
ul <= unsigned(v1);
v2 <= std_logic_vector(u2);
u2 <= unsigned(sg) + u1;
v3 <= std_logic_vector(unsigned(v1) + unsigned(v2));</pre>
```

Use *resize* to deal with width differences if they exist