# **Design Rules**


#### Jan M. Rabaey

**Digital Integrated Circuits** 

**Design Rules** 

© Prentice Hall 1995

#### **Cross-Section of CMOS Technology**




- Interface between designer and process engineer
- Guidelines for constructing process masks
- Unit dimension: Minimum line width
  - » scalable design rules: lambda parameter
  - » absolute dimensions (micron rules)


## **CMOS Process Layers**

Layer	Color	Representation
Well (p,n)	Yellow	
Active Area (n+,p+)	Green	
Select (p+,n+)	Green	<u></u>
Polysilicon	Red	
Metal1	Blue	
Metal2	Magenta	
Contact To Poly	Black	
Contact To Diffusion	Black	
Via	Black	

## Intra-Layer Design Rules




#### **Transistor Layout**




**Digital Integrated Circuits** 

#### Via's and Contacts



**Digital Integrated Circuits** 

## Select Layer



#### **CMOS Inverter Layout**

